Design and Simulation of Full Adder-Based CMOS 4-2 Compressor using CMOS XOR-XNOR Logic

Year : 2025 | Volume : 12 | Issue : 03 | Page : 1 8
    By

    Pallavi Singh,

  • Harsh Vikram Singh,

  1. Student, Department of Electronics Engineering, Kalma Nehru Institute of Technology, Sultanpur, Uttar Pradesh, India
  2. Professor, Department of Electronics Engineering, Kalma Nehru Institute of Technology, Sultanpur, Uttar Pradesh, India

Abstract

This study utilizes the recent development of CMOS transistors to construct an energy-efficient Full adder-based CMOS 4-2 compressor. The CMOS Exclusive-OR-Exclusive-NOR component and multiplexer used in the transmission logic of the novel CMOS compressor include eight transistors. The XOR-XNOR logic style is the most efficient and effective due to its speed and reduced power consumption. Utilizing an operational supply voltage of 0.7 V and 90nm CMOS technology, the Cadence Virtuoso Tool can ascertain three parameters: the Power-Delay Product (PDP) and the maximum output delay. The proposed CMOS 4-2 compressor’s performance was evaluated against existing designs using a 0.7V supply. Simulation results demonstrate significant improvements in speed, power consumption, and power-delay product. Compared to traditional 4-2 compressors, the new design offers enhanced efficiency and better overall performance. These enhancements make the proposed compressor more suitable for low-power, high-speed applications, highlighting its potential in modern digital systems. The results confirm its superiority over previous designs in key performance parameters under identical operating conditions.

Keywords: Area, CMOS, MIMO diverse full adder, leakage power, leakage current, cadence

[This article belongs to Recent Trends in Electronics Communication Systems ]

How to cite this article:
Pallavi Singh, Harsh Vikram Singh. Design and Simulation of Full Adder-Based CMOS 4-2 Compressor using CMOS XOR-XNOR Logic. Recent Trends in Electronics Communication Systems. 2025; 12(03):1-8.
How to cite this URL:
Pallavi Singh, Harsh Vikram Singh. Design and Simulation of Full Adder-Based CMOS 4-2 Compressor using CMOS XOR-XNOR Logic. Recent Trends in Electronics Communication Systems. 2025; 12(03):1-8. Available from: https://journals.stmjournals.com/rtecs/article=2025/view=229525


References

  1. Kaul H, Anders MA, Mathew SK, Hsu SK, Agarwal A, Krishnamurthy RK, Borkar S. A 320 mV 56 μW 411 GOPS/watt ultra-low voltage motion estimation accelerator in 65 nm CMOS. IEEE Journal of Solid-State Circuits. 2008 Dec 30;44(1):107-14.
  2.  Mokrian P, Howard GM, Jullien G, Ahmadi M. On the use of 4: 2 compressors for partial product reduction. InCCECE 2003-Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No. 03CH37436) 2003 May 4 (Vol. 1, pp. 121-124). IEEE.
  3. Law CF, Rofail SS, Yeo KS. Low-power circuit implementation for partial-product addition using pass-transistor logic. IEE Proceedings-Circuits, Devices and Systems. 1999 Jun 8;146(3):124-9.
  4. Mori J, Nagamatsu M, Hirano M, Tanaka S, Noda M, Toyoshima Y, Hashimoto K, Hayashida H, Maeguchi K. A 10 ns 54* 54 b parallel structured full array multiplier with 0.5 mu m CMOS technology. IEEE Journal of Solid-State Circuits. 1991 Apr 30;26(4):600-6.
  5. Dorojevets M, Kasperek AK, Yoshikawa N, Fujimaki A. 20-GHz 8 x 8-bit parallel carry-save pipelined RSFQ multiplier. IEEE transactions on applied superconductivity. 2012 Nov 15;23(3):1300104-.
  6. Prasad K, Parhi KK. Low-power 4-2 and 5-2 compressors. InConference record of thirty-fifth Asilomar conference on signals, systems and computers (cat. no. 01ch37256) 2001 Nov 4 (Vol. 1, pp. 129-133). IEEE.
  7. Chang CH, Gu J, Zhang M. Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE Transactions on Circuits and Systems I: Regular Papers. 2004 Oct 31;51(10):1985-97.
  8. Nirlakalla R, Subba RT, Jayachandra-Prasad T. Performance evaluation of high speed compressors for high speed multipliers. Serbian Journal of Electrical Engineering. 2011;8(3):293-306.
  9. Veeramachaneni S, Krishna KM, Avinash L, Puppala SR, Srinivas MB. Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors. In20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID’07) 2007 Jan 6 (pp. 324-329). IEEE.
  10. Agarwal M, Agrawal N, Alam MA (2014) A new design of low power high speed hybrid CMOS full adder. In: 2014 International Conference on Signal Processing and Integrated Networks, SPIN 2014
  11. Tonfat J, Reis R (2012) Low power 3-2 and 4-2 adder compressors implemented using ASTRAN. In: 2012 IEEE 3rd Latin American Symposium on Circuits and Systems, LASCAS 2012 – Conference Proceedings
  12. Menon R, Radhakrishnan D. High performance 5:2 compressor architectures. IEE Proc Circ Devices Syst. 2006. doi:10.1049/ip-cds:20050152
  13. Radhakrishnan D, Preethy AP. Low power CMOS pass logic 4-2 compressor for high-speed multiplication. In: Midwest Symp on Circuits and Systems; 2000. doi:10.1109/MWSCAS.2000.95145
  14. Kumar S, Kumar M. 4-2 compressor design with new XOR-XNOR module. In: Int Conf on Advanced Computing and Communication Technologies (ACCT); 2014.
  15. Bhattacharyya P, Kundu B, Ghosh S, et al. Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans Very Large Scale Integr (VLSI) Syst. 2015. doi:10.1109/TVLSI.2014.2357057
Regular Issue Subscription Original Research
Volume 12
Issue 03
Received 05/07/2025
Accepted 12/08/2025
Published 24/10/2025
Publication Time 111 Days
299

Login


My IP

PlumX Metrics