Review on to Design High Speed and Area Three Oprend Binary Adder Using MDCLCG Architecture

Year : 2024 | Volume :14 | Issue : 01 | Page : 14-22
By

Pallavi Prakash Mete

Omprakash Rajankar

  1. Student Department of Electronics & Communication Engineering, Dhole Patil College of Engineering, Wangholi, Pune Maharashtra India
  2. Assistant Professor Department of Electronics & Communication Engineering, Dhole Patil College of Engineering, Wangholi, Pune Maharashtra India

Abstract

The three operands binary adder is a basic function used in the creation of modular arithmetic in various algorithms, such as the pseudorandom bit generator and cryptography. The CS3A carry save adder is commonly used to perform this operation. Nevertheless, the operation’s outcome delayed the transmission of O(n) because of the ripple carry step. A dual-optoic adder for parallel prefix computation, such as the Han-Carlson method, can be used to perform three-optoic addition. This method can reduce the path latency and increase the efficiency of the adder by implementing a modern high-speed and space-efficient adder architecture. The main advantages of this approach are that it allows the use of pre-calculated bitwise addition and carry prefix logic. Therefore, a high-speed and space-saving modern adder architecture is proposed that can perform three-operand binary addition, using precomputed bit addition and carry prefix calculation logic, using less space, consuming less energy, and adding processor latency. It drops to O (log2 n). In the model proposed in this study, 8-bit, 16-bit, and 32-bit three-function adders will be created using the Kogge Stone balance before the adders, and the application of the MDCLCG method will be developed and demonstrated using the three-operand adder. Performance, latency, and power across regions.

Keywords: Three operand adder, carry save adder, Han-Carlson adder, Modular arithmetic,Kogge stone parallel prefix

[This article belongs to Journal of VLSI Design Tools and Technology(jovdtt)]

How to cite this article: Pallavi Prakash Mete, Omprakash Rajankar. Review on to Design High Speed and Area Three Oprend Binary Adder Using MDCLCG Architecture. Journal of VLSI Design Tools and Technology. 2024; 14(01):14-22.
How to cite this URL: Pallavi Prakash Mete, Omprakash Rajankar. Review on to Design High Speed and Area Three Oprend Binary Adder Using MDCLCG Architecture. Journal of VLSI Design Tools and Technology. 2024; 14(01):14-22. Available from: https://journals.stmjournals.com/jovdtt/article=2024/view=149477




References

  1. Jayakrishna, P. Sravani, R. Sakshitha Reddy, S. Ashritha. “Design of High-Speed Area-Efficient VLSI Architecture of 32-Bit Three-Operand Binary Adder”. International Journal for Research in Applied Science & Engineering Technology (IJRASET). June 2023; 11(VI)
  2. Harshavardhan Reddy, K. Vaishnavi, DR. B. Swapna Rani “HIGH SPEED AREA FFICIENT VLSI ARCHITECTURE OF THREE OPERAND” © 2023 IJCRT | Volume 11, Issue 4 April 2023 | ISSN: 2320-2882
  3. NimmadaChanikya Research Scholar, Dr.S. Sridhar Professor and controller of examinations,” AN ANALYSIS OF AREA BASED THREE OPERAND BINARY ADDER VLSI ARCHITECTURE”, Industrial Engineering Journal ISSN: 0970-2555 Volume : 52, Issue 4, April : 2023
  4. Asha CN, Jayalaxmi H, Sapna Kumari C, Nagapushpha KP,” Three Operand Binary Adder Of Low Power And High-Speed VLSI Architecture”, Tianjin Daxue Xuebao (Ziran Kexueyu Gongcheng Jishu Ban)/Journal of Tianjin University Science and E-Publication: Online Open Access Vol:55 Issue:04:2022 DOI 10.17605/OSF.IO/CFA4
  5. Nagarjuna, S. Kannappan,” Design Of Efficient Three-Operand Binary Adder Using Prallel Prefix Adder”, DogoRangsang Research Journal UGC Care Group I Journal, ISSN : 2347-7180, Vol-11 Issue-01 – 2021
  6. Saba Azeez a,1, PankajRangaree a,2,” FPGA Implementation of High Speed and Area Efficient Three Operand Binary Adder”, International Journal of Advanced Computing Science and Engineering ISSN 2714-7533,Vol. 3, No. 1, April 2021, pp. 10-17
  7. Amit Kumar Panda, Rakesh Palisetty, and Kailash Chandra Ray, “High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder”, IEEE Transactions On Circuits And Systems–I: REGULAR PAPERS, VOL. 67, NO. 11, NOVEMBER 2020
  8. Amit Kumar Panda, Student Member, IEEE, and Kailash Chandra Ray, Member, IEEE “A Coupled Variable Input LCG Method and Its VLSI Architecture for Pseudorandom Bit Generation” in IEEE Transactions on Instrumentation and Measurement April 2019 DOI: 10.1109/TIM.2019.2909248
  9. K Mariya Priyadarshini, R. S. Ernest Ravindran, P. RatnaBhaskar,” A Detailed Scrutiny and Reasoning on VLSI Binary Adder Circuits and Architectures”, International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-8 Issue-7, May, 2019
  10. Jasbir Kaur, Lalit Sood,” Comparison Between Various Types of Adder Topologies”, IJCST Vol. 6, Issue 1, Jan-March 2015 ISSN : 0976-8491 (Online) | ISSN : 2229-4333 (Print)
  11. A N. Jayanthi, Dr. C. S. Ravichandran,” Comparison of High Speed VLSI Adders”, Archives des sciences / éditéespar la Société de physique et d’histoirenaturelle de Genève · November 2012, Vol 65, No. 11;Nov 2012
  12. Raj S. Katti, Rajesh G. Kavasseri and VyasaSai,” Pseudorandom Bit Generation using Coupled Congruential Generators”, IEEE Transactions on Circuits and Systems II: Express Briefs · April 2010 DOI: 10.1109/TCSII.2010.2041813 · Source: IEEE Xplore
  13. Raj S. Katti and Sudarshan K. Srinivasan,” Efficient Hardware Implementation of a new Pseudo-random Bit Sequence Generator”, 978-1-4244-3828-0/09/$25.00 ©2009 IEEE

Regular Issue Subscription Review Article
Volume 14
Issue 01
Received May 3, 2024
Accepted May 16, 2024
Published June 4, 2024