Hardware Synchronization for Embedded Multi-core Processors

Year : 2024 | Volume :14 | Issue : 01 | Page : 33-42
By

Tejasvini Bansode

Anjali Pise

  1. PG Student Eletronics Engineering, SKN Sinhgad College of Engineering, Korti, Pandharpur Maharashtra India
  2. Assistant. Professor Eletronics Engineering, SKN Sinhgad College of Engineering, Korti, Pandharpur Maharashtra India

Abstract

The focus is not on whether multi-core systems are becoming prevalent, but on how microcontroller architectures should be designed to comply with stringent field requirements. This paper illustrates the transition from single to multiple cores, ensuring coherence and consistency in shared memory through hardware mechanisms. Hardware barriers are implemented to allow for point-to-point synchronization between processor cores. Practical experiments center on the initial stages of transforming single-core systems into dual-core ones by utilizing an FPGA development board that has two PowerPC processor cores. Hardware solutions outperform software when both best- and worst-case situations are evaluated, and synchronization primitives are thoroughly benchmarked. Additionally, the study shows that when many cores use address-sensitive locking on shared memory to take advantage of inherent parallelism, dual-ported memory performs better than single-ported memory. One effective strategy involves using the results from the Booth encoder to correct the inaccuracies caused by the truncated modified Booth multiplier. Cutting off the lowest part of these partial products is a simple approximation technique that reduces latency and hardware overhead; we refer to this design approach as fixed-width multiplier design. A variety of error compensation techniques have been developed recently to improve multipliers with fixed widths’ precision. This approach has shown to decrease errors by almost 50% when compared to a truncated design that lacks error correction

Keywords: PowerPC processor, FPGA, digital signal processing, SNR, RPR, VOS, VLSI systems,

[This article belongs to Journal of VLSI Design Tools and Technology(jovdtt)]

How to cite this article: Tejasvini Bansode, Anjali Pise. Hardware Synchronization for Embedded Multi-core Processors. Journal of VLSI Design Tools and Technology. 2024; 14(01):33-42.
How to cite this URL: Tejasvini Bansode, Anjali Pise. Hardware Synchronization for Embedded Multi-core Processors. Journal of VLSI Design Tools and Technology. 2024; 14(01):33-42. Available from: https://journals.stmjournals.com/jovdtt/article=2024/view=149464




References

  1. Najem N. Sirhan, Sami I. Serhan “Multi-Core Processors: Concepts and Implementations” International Journal of Computer Science & Information Technology (IJCSIT) Vol 10, No 1, February 2018
  2. Mahdiani, A. Ahmadi, S. Fakhraie, and C. Lucas, “Bio-in spired imprecise computational blocks for efficient VLSI imple mentation of soft-computing applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, pp. 850-862, 2010.
  3. Mulani, A. O., & Mane, P. B. (2017). Watermarking and cryptography-based image authentication on reconfigurable platform. Bulletin of Electrical Engineering and Informatics, 6(2), 181-187.
  4. Deshpande, H. S., Karande, K. J., & Mulani, A. O. (2014, April). Efficient implementation of AES algorithm on FPGA. In 2014 International Conference on Communication and Signal Processing (pp. 1895-1899). IEEE.
  5. Mane, P. B., & Mulani, A. O. (2018). High speed area efficient FPGA implementation of AES algorithm. International Journal of Reconfigurable and Embedded Systems, 7(3), 157-165.
  6. Mulani AO, Mane PB. Area efficient high speed FPGA based invisible watermarking for image authentication. Indian journal of Science and Technology. 2016 Oct 24.
  7. Mulani, A. O., & Mane, D. P. (2017). An Efficient implementation of DWT for image compression on reconfigurable platform. International Journal of Control Theory and Applications, 10(15), 1-7.
  8. Mane, D. P., & Mulani, A. O. (2019). High throughput and area efficient FPGA implementation of AES algorithm. International Journal of Engineering and Advanced Technology, 8(4).
  9. Mulani, A. O., & Mane, D. P. (2018). Secure and area efficient implementation of digital image watermarking on reconfigurable platform. International Journal of Innovative Technology and Exploring Engineering, 8(2), 56-61.
  10. Deshpande, H. S., Karande, K. J., & Mulani, A. O. (2015, April). Area optimized implementation of AES algorithm on FPGA. In 2015 International Conference on Communications and Signal Processing (ICCSP) (pp. 0010-0014). IEEE.
  11. Mulani, A. O., & Mane, P. B. (2019). High-Speed area-efficient implementation of AES algorithm on reconfigurable platform. Computer and Network Security, 119.
  12. Mulani, A. O., & Mane, P. B. (2014, October). Area optimization of cryptographic algorithm on less dense reconfigurable platform. In 2014 International Conference on Smart Structures and Systems (ICSSS) (pp. 86-89). IEEE.
  13. Mandwale, A., & Mulani, A. O. (2015, January). Different Approaches For Implementation of Viterbi decoder. In IEEE International Conference on Pervasive Computing (ICPC).
  14. Mandwale, A., & Mulani, A. O. (2014, December). Implementation of Convolutional Encoder & Different Approaches for Viterbi Decoder. In IEEE International Conference on Communications, Signal Processing Computing and Information technologies.
  15. Mulani, A. O., & Mane, P. B. (2017) Fast and Efficient VLSI Implementation of DWT for Image Compression. International Journal for Research in Applied Science & Engineering Technology (IJRASET), Volume 5 Issue IX, pp. 1397-1402.
  16. Gupta, D. Mohapatra, S. Park, A. Raghunathan, and K. Roy, “IMPACT: IMPrecise Adders for Low-Power Approximate Computing,” Proc. Int. Symp. Low Power Electronics and Design (ISLPED), pp. 1-3, 2011.
  17. Liu, L. Chen, C. Wang, M. OʹNeill and F. Lombardi, “Design and analysis of floating-point adders”, IEEE Trans. Computers, vol. 65, pp. 308-314, Jan. 2016.
  18. Liang, J. Han, and F. Lombardi, “New metrics for the reliability of approximate and probabilistic adders,” IEEE Trans. Computers, vol. 63, pp. 1760-1771, Sep. 2013.
  19. Booth, “A signed binary multiplication technique,” Quarterly J. Mechanics and Applied Mathematics, vol. 4, pp/236-240, June 1951.
  20. MacSorley, High-speed arithmetic in binary computers, Proc. IRE, vol. 49, pp. 67-91, 1961.
  21. -J. Cho, K.-C. Lee, J.-G. Chung, and K. K. Parhi, “Design of low error fixed-width modified Booth multiplier,” IEEE Trans. VLSI Systems, vol. 12, no. 5, pp. 522–531, 2004.
  22. Sarda, M., Deshpande, B., Deo, S., & Karanjkar, R. (2018). A comparative study on Maslow’s theory and Indian Ashrama system.”. International Journal of Innovative Technology and Exploring Engineering, 8(2), 48-50.
  23. Deo, S., & Deo, S. (2019). Cybersquatting: Threat to domain name. International Journal of Innovative Technology and Exploring Engineering, 8(6), 1432-1434.
  24. Shambhavee, H. M. (2019). Cyber-Stalking: Threat to People or Bane to Technology. International Journal on Trend in Scientific Research and Development, 3(2), 350-355.
  25. Deo, S., & Deo, D. S. (2019). Domain name and its protection in India. International Journal of Recent Technology and Engineering.
  26. Sarda, M., Deshpande, B., Deo, S., & Pathak, M. A. (2018). Intellectual Property and Mechanical Engineering-A Study Emphasizing the Importance of Knowledge of Intellectual Property Rights Amongst Mechanical Engineers. International Journal of Social Science and Economic Research, 3(12), 6591-6596.

Regular Issue Subscription Review Article
Volume 14
Issue 01
Received April 29, 2024
Accepted May 16, 2024
Published May 24, 2024