Study and analysis of the Double Data Rate SDRAM Controller for High-speed Interfacing with Processing Device

Year : 2024 | Volume :14 | Issue : 01 | Page : 8-13
By

Kuldeep Jaiswal

Sunil Kumar Shah

  1. 1M. Tech. Scholar Department of Electronics and Communication Engineering, Gyan Ganga College of Technology, Jabalpur Madhya Pradesh India
  2. Assistant Professor Department of Electronics and Communication Engineering, Gyan Ganga College of Technology, Jabalpur Madhya Pradesh India

Abstract

A real-time embedded system must now manage many programs running concurrently. Increased Data Rate Because of its burst access, speed, and pipeline features, synchronous DRAM is a typical memory-building material. DDR transfers are performed using synchronous dynamic access memory. The memory controller must be set with a pipelined design for various applications and systems to perform effectively. The purpose of this study is to design a DRAM controller that will allow for quick data interfacing between the main CPU and main memory. This is accomplished using an innovative Super Harvard parallel data, program, and instruction interface. This is a common digital design approach in which an instruction or data is processed in four phases. Coarse-grain FPGAs are tuned for certain tasks. The use of a vertex coarse-grain FPGA indicates that the design has been tuned for certain vertex processing workloads, which may result in a size reduction. This suggests that your design employs a range of modelling approaches or architectures, maybe for flexibility or optimization in dealing with various processing components. The design and construction of a DDR SDRAM controller optimized for design area consumption. Our major goal is to communicate with processing devices at fast speeds while using as few resources as possible. To improve performance, the suggested controller employs complicated techniques such as pipelining and optimization for a specific processing device interface. The architecture makes full use of the DDR SDRAM interface, making use of double data rate capabilities to boost data transmission speeds. The controller features a specific pipelining structure to enhance resource use and assure effective data processing at all levels. The Integrated Software Environment is used to model the DDR SDRAM controller architecture. Verilog Hardware Description Language (HDL) is a well-known digital design language. Xilinx EDA (Electronic Design Automation) tools like the Integrated Software Environment (ISE) are widely used for FPGA design and verification. When you use ISE for verification, you are verifying the correctness of your design before FPGA implementation via simulation and testing.

Keywords: FPGA, DDR, DRAM, High-Speed Interfacing, Pipelining, Area Optimization, Verilog HDL, Xilinx EDA, Integrated Software Environment (ISE).

[This article belongs to Journal of VLSI Design Tools and Technology(jovdtt)]

How to cite this article: Kuldeep Jaiswal, Sunil Kumar Shah. Study and analysis of the Double Data Rate SDRAM Controller for High-speed Interfacing with Processing Device. Journal of VLSI Design Tools and Technology. 2024; 14(01):8-13.
How to cite this URL: Kuldeep Jaiswal, Sunil Kumar Shah. Study and analysis of the Double Data Rate SDRAM Controller for High-speed Interfacing with Processing Device. Journal of VLSI Design Tools and Technology. 2024; 14(01):8-13. Available from: https://journals.stmjournals.com/jovdtt/article=2024/view=148106




Browse Figures

References

  1. Wijeratne, S. Pattnaik, Z. Chen, R. Kannan and V. Prasanna, “Programmable FPGA-based Memory Controller,” 2021 IEEE Symposium on High-Performance Interconnects (HOTI), 2021, pp. 43-51, doi: 10.1109/HOTI52880.2021.00020.
  2. Sateesh Kourav, Sunil Shah “Design and Implementation of 64-Bit Arithmetic Logic Unit on FPGA Using VHDL” International Journal of Algorithms Design and Analysis Vol. 6: Issue 2
  3. Jain, M. Edwards, E. R. Elenberg, A. S. Rawat and S. Vishwanath, “Achieving Multi-port Memory Performance on Single-Port Memory with Coding Techniques,” 2020 3rd International Conference on Information and Computer Technologies (ICICT), 2020, pp. 366-375, doi: 10.1109/ICICT50521.2020.00065.
  4. Sateesh Kourav1, Sunil Shah2 “Design and Analysis of Low Power, High Speed 64-Bit Alu Using Efficient Technique” International Journal of Research Publication and Reviews, Vol 3, no 4, pp 1197-1200, April 2022.
  5. Harling, “A DRAM compiler for fully optimized memory instances,” Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing, 2001, pp. 3-8, doi: 10.1109/MTDT.2001.945221.
  6. Sateesh Kourav, Sunil Shah “Analysis of High Performance 6-Stage 64-Bit MIPS RISC Pipelined Processor Using FPGA VHDL” Research & Reviews: A Journal of Embedded System & Applications ISSN: 2395-6712 (Online) ISSN: 2321-8533 (Print) Volume 9, Issue 2, 2021 DOI (Journal): 10.37591/JoESA.
  7. Ma, X. Chen and J. Liu, “Characterize the DRAM with FPGA,” 2020 IEEE 8th International Conference on Computer Science and Network Technology (ICCSNT), 2020, pp. 142-145, doi: 10.1109/ICCSNT50940.2020.9304999.
  8. Sateesh Kourav, Sunil “Area and Speed Efficient Floating Point Unit Implementation on Hybrid FPGAs” International Journal of Research Publication and Reviews, Vol 3, no 4, pp 1461-1466, April 2022.
  9. Yadav and V. Bendre, “Design and Verification of 16 bit RISC Processor Using Vedic Mathematics,” 2021 International Conference on Emerging Smart Computing and Informatics (ESCI), 2021, pp. 759-764, doi: 10.1109/ESCI50559.2021.9396965.
  10. M. Bhagat and S. U. Bhandari, “Design and Analysis of 16-bit RISC Processor,” 2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA), 2018, pp. 1-4, doi: 10.1109/ICCUBEA.2018.8697859.
  11. N. Chiranjeevi and S. Kulkarni, “Pipeline Architecture for N==K 2L Bit Modular ALU: Case Study between Current Generation Computing and Vedic Computing,” 2021 6th International Conference for Convergence in Technology (I2CT), 2021, pp. 1-4, doi: 10.1109/I2CT51068.2021.9417917.

Regular Issue Subscription Original Research
Volume 14
Issue 01
Received May 16, 2024
Accepted May 23, 2024
Published May 28, 2024