This is an unedited manuscript accepted for publication and provided as an Article in Press for early access at the author’s request. The article will undergo copyediting, typesetting, and galley proof review before final publication. Please be aware that errors may be identified during production that could affect the content. All legal disclaimers of the journal apply.
Kushal Mandhyan,
Kushal Mandhyan,
- Student, Department of Electronics and Instrumentation Engineering, R V College of Engineering (An Autonomous Institution, Affiliated to VTU Belagavi), Bengaluru, Karnataka, India
- Associate Professor, Department of Electronics and Instrumentation Engineering, R V College of Engineering (An Autonomous Institution, Affiliated to VTU Belagavi), Bengaluru, Karnataka, India
Abstract
With the advent of nanoscale technology, a new era of power consumption, speed, and reliability challenges for traditional static CMOS logic has begun. To solve these problems, dynamic logic families—particularly domino logic—have emerged as potent substitutes that offer quicker processing speeds and lower power consumption. The design and optimization of a full adder circuit using domino logic is shown in this study. A dynamic domino logic technique is used to build the proposed full adder architecture, utilizing the benefits of the precharge and evaluate phases to improve performance. This work investigates the design and optimization of a complete adder circuit utilizing the domino logic dynamic logic paradigm, which stands out for having distinct precharge and evaluate stages. To maximize the inherent advantages of domino logic, our design integrates cutting-edge noise mitigation techniques like power gating, noise margin analysis, and synchronous clocking. Apart from capitalizing on the intrinsic benefits of domino logic, the suggested architecture integrates power gating, noise margin analysis, and synchronous clocking to tackle issues related to noise and power usage. A significant percentage of noise and power reduction is noticed.
Keywords: Full adder, Domino circuit, dynamic logic, noise margin, power gating, synchronous clocking, Power Consumption, CMOS
[This article belongs to Journal of Microelectronics and Solid State Devices ]
Kushal Mandhyan, Kushal Mandhyan. Design of Optimized Full Adder using Noise-Mitigation Techniques and Power Gating. Journal of Microelectronics and Solid State Devices. 2024; 11(03):1-6.
Kushal Mandhyan, Kushal Mandhyan. Design of Optimized Full Adder using Noise-Mitigation Techniques and Power Gating. Journal of Microelectronics and Solid State Devices. 2024; 11(03):1-6. Available from: https://journals.stmjournals.com/jomsd/article=2024/view=190829
References
- Dong, Pham-Khoi, Khanh N. Dang, Duy-Anh Nguyen, and Xuan-Tu Tran. “A lightweight neuromorphic controlling clock-gating based multi-core cryptography platform.” Microprocessors and Microsystems (2024): 105040.
- Chauhan, Katyayani, Shobhit Mittra, Rasika Sinha, and Deepika Bansal. “Noise margin analysis of efficient CNTFET-based standard ternary inverter.” In 2023 International Conference for Advancement in Technology (ICONAT), pp. 1-7. IEEE, 2023.
- R, B. G. Bhat, A. J, A. M and A. Jain, “Noise Immune High Performance Domino Circuit Techniques for High Fan-In Logic Gate: A Review,” 2021 Third International Conference on Inventive Research in Computing Applications (ICIRCA), Coimbatore, India, 2021, pp. 171-175, doi: 10.1109/ICIRCA51532.2021.9544099. keywords: {Power demand;Logic circuits;Logic gates;Topology;Power dissipation;Delays;Leakage currents;Domino circuit;High Fan-in;OR Gate;Propagation Delay;Noise Immunity;Leakage power}
- Ravish and S. Kale, “A Comparative Analysis of Domino Techniques for Improved Performance,” 2021 2nd International Conference for Emerging Technology (INCET), Belagavi, India, 2021, pp. 1-6, doi: 10.1109/INCET51464.2021.9456244. keywords: {Semiconductor device modeling;Power demand;Microprocessors;Logic gates;Tools;Power dissipation;Delays;Domino circuit;Unity noise Margin;Power Consumption;iso-delay.}
- Kukreti, P. Kumar, S. Barthwal, A. Juyal and A. Joshi, “Performance Analysis of Full Adder based on Domino Logic Technique,” 2021 6th International Conference on Inventive Computation Technologies (ICICT), Coimbatore, India, 2021, pp. 312-316, doi: 10.1109/ICICT50816.2021.9358544. keywords: {Very large scale integration;CMOS technology;Software;Delays;Transistors;Transient analysis;Adders;CMOS;Domino;Full adder;Performance Parameters}
- Pandey, M. Kumar and S. Singh, “Realization of Memristor Based Dynamic Logic Circuits,” 2021 Emerging Trends in Industry 4.0 (ETI 4.0), Raigarh, India, 2021, pp. 1-9, doi: 10.1109/ETI4.051663.2021.9619333. keywords: {Multiplexing;Semiconductor device modeling;Power demand;Logic circuits;Memristors;Market research;Delays;Memristor;TEAM model;dynamic multiplexer;dynamic half-adder;dynamic full- adder circuit}
- Gaur S, Soni G, Kumari SS. Power and delay optimization of 1 bit full adder using MTCMOS technique. InInternational Conference on Advances in Engineering and Technology—ICAET 2014 Sep 30.
- Sivasankari B, Ahilan A, Jothin R, Malar AJ. Reliable N sleep shuffled phase damping design for ground bouncing noise mitigation. Microelectronics Reliability. 2018 Sep 1;88:1316-21.
- Tan FN, Pang SG, Yong LK, Lee CS. Power Gating Techniques on Platform Controller Hub. In2010 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT) 2010 Nov 30 (pp. 1-7). IEEE.
- Liu W, Wang Y, Wang X, Xu J, Yang H. On-chip sensor network for efficient management of power gating-induced power/ground noise in multiprocessor system on chip. IEEE Transactions on Parallel and Distributed Systems. 2012 Jun 26;24(4):767-77.
Journal of Microelectronics and Solid State Devices
| Volume | 11 |
| Issue | 03 |
| Received | 02/09/2024 |
| Accepted | 07/09/2024 |
| Published | 20/09/2024 |
Login
PlumX Metrics