subhabrata Datta,
Dr. Angshuman Chakraborty,
- Research Scholar, Department of ECE, TIT, Tripura, INDIA
- Professor, Department of ECE, TIT,, Tripura, INDIA
Abstract
Low power VLSI has emerged as the fundamental building block of the modern
electronic era. This leads to a substantial paradigm shift where both power dissipation,
performance and area of utmost importance. In the earlier time of fabrication, power dissipation
was mainly neglected due to low device density and low operating frequency needed for
computation. But in modern technological era, the need for high device density, higher operating
frequency, proliferation of portable consumer electronics, concerns on environments, device
reliability and cooling cost leads power dissipation issues to be of prime concern. This study
aims to tackle power dissipation by modifying the structures of D-type Flip-Flops (D-FF) and
XOR gates. The objective is to minimize the number of gate counts, which in turn reduces
overall power consumption. We compare our proposed method against existing methodologies,
using the latter as a reference. Our approach shows a notable reduction in transistor count,
leading to lower power consumption and decreased delay. The findings underscore the
effectiveness of our method in improving the efficiency of low power VLSI designs, contributing
significantly to the advancement of modern electronic systems. The proposal exhibits for an
enhanced reduction in transistor count and hence in overall power and delay.
Keywords: VLSI, SVL, TSPCL, Leakage Power, CMOS transistor,
[This article belongs to Research & Reviews : Journal of Physics ]
subhabrata Datta, Dr. Angshuman Chakraborty. An Efficient Counter Using Modified Upper and Lower SVL Techniques and TSPCL. Research & Reviews : Journal of Physics. 2025; 13(02):37-43.
subhabrata Datta, Dr. Angshuman Chakraborty. An Efficient Counter Using Modified Upper and Lower SVL Techniques and TSPCL. Research & Reviews : Journal of Physics. 2025; 13(02):37-43. Available from: https://journals.stmjournals.com/rrjophy/article=2025/view=195647
References
1. Gavaskar K, Ragupathy US. Low power self-controllable voltage level and low swing
logic based 11T SRAM cell for high speed CMOS circuits. Analog Integrated Circuits
and Signal Processing. 2019 Jul 15;100:61-77.
2. Doi T, Niranjan V. Low power and high performance ring counter using pulsed latch
technique. In2016 International Conference on Micro-Electronics and
Telecommunication Engineering (ICMETE) 2016 Sep 22 (pp. 584-586). IEEE.
3. Gautam M, Nirmal U, Jain R. Low power sequential circuits using improved clocked
adiabatic logic in 180nm CMOS processes. In2016 International Conference on Research
Advances in Integrated Navigation Systems (RAINS) 2016 May 6 (pp. 1-4). IEEE.
4. Gavaskar K, Ragupathy US, Malini V. Proposed design of 1 KB memory array structure
for cache memories. Wireless Personal Communications. 2019 Nov;109:823-47.
5. Gavaskar K, Ragupathy US, Malini V. Design of novel SRAM cell using hybrid VLSI
techniques for low leakage and high speed in embedded memories. Wireless Personal
Communications. 2019 Oct;108:2311-39.
6. Hwang YT, Lin JF. Low voltage and low power divide-by-2/3 counter design using pass
transistor logic circuit technique. IEEE transactions on very large scale integration (vlsi)
systems. 2011 Aug 1;20(9):1738-42.
7. Kim JS, Yoon JO, Choi BD. Low-power counter for column-parallel CMOS image
sensors. In2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) 2016
Oct 25 (pp. 554-556). IEEE.
8. Sharma P, Mehra R. True single phase clocking based flip-flop design using different
foundries. International Journal of Advances in Engineering & Technology. 2014 May
1;7(2):352-8.
9. Gavaskar K, Priya S. Design of efficient low power stable 4-bit memory cell.
International journal of computer applications. 2013 Jan 1;84(1).
10. Christakis C, Theodoridis G, Kakarountas A. High speed binary counter based on 1D
Cellular Automata. In2016 5th International Conference on Modern Circuits and Systems
Technologies (MOCAST) 2016 May 12 (pp. 1-4). IEEE.
11. Gavaskar K, Ragupathy US. An efficient design and comparative analysis of low power
memory cell structures. In2014 international conference on green computing
communication and electrical engineering (ICGCCEE) 2014 Mar 6 (pp. 1-5). IEEE.
12. Gavaskar K, Ragupathy US. An efficient design and analysis of low power SRAM
memory cell for ULTRA applications. Asian journal of research in social sciences and
humanities. 2017;7(1):962-75.
13. International conference on research advances in integrated navigation systems
(RAINS),Bangalore,pp.1–4, 2016.
14. Shakya M, Agrawal S. Design Low Power CMOS D-Flip Flop using Modified SVL
Techniques. International Journal of Research and Analytical Reviews. 2018
Dec;5(4):2349-5138.
15. Ogunti E, Frank M, Foo S. Design of a low power binary counter using bistable storage
element. In2008 International Conference on Electronic Design 2008 Dec 1 (pp. 1-5).
IEEE.
16. Rabaey JM, Chandrakasan A, Nikolic B. Digital integrated circuits. Englewood Cliffs:
Prentice hall; 2002 Dec.
Research & Reviews : Journal of Physics
| Volume | 13 |
| Issue | 02 |
| Received | 30/05/2024 |
| Accepted | 16/05/2024 |
| Published | 18/03/2025 |