Design and Implementation of Low Noise Power Low and High Speed Three Stage Comparator Using 16nm Technology

Year : 2023 | Volume : 01 | Issue : 02 | Page : 10-16

    Vannala Bhavya

  1. K. Shyamala Murthi

  1. Student, Holy Mary Institute of Technology and Science, Bogaram(v), Keesara, Hyderabad, India
  2. Assistant Professor, Holy Mary Institute of Technology and Science,, Bogaram(v), Keesara, Hyderabad, India


To meet the demands of quicker operation and reduced noise levels, this study proposes a new CMOS Three-based comparator version. Efficiency may be significantly improved by comparing the suggested model to existing ones. This is so because the suggested comparator would improve the efficiency of the current amplifier design. The suggested model drives the input pairs of the regenerator and the amplified stage, making for a quicker comparator. The structure allowed for significant time savings. The suggested solution integrates an NMOS pair into a PMOS structure to reduce noise. The ARM architecture’s positive feedback characteristic enables excellent comparison efficiency and low static power consumption with negligible leakage currents. There are a few limitations, nevertheless, that must be considered. Leakage current, which was previously mentioned as the latch’s primary source current, is what restricts the comparators’ speed. This leakage current originates from the pair in the input stage of the Strong ARM. The regeneration phase of the proposed model includes an additional signal to increase the speed of the suggested circuit further. The 16nm BSIM4 Model will verify the proposed model’s precision. According to the supplied model, a three-stage circuit may reduce noise by a factor of a few orders of magnitude while increasing speed by 34% compared to a two-stage circuit. Mentor Graphics’ 16nm BSIM4 Technology was used to verify the suggested model.

Keywords: CMOS, PMOS, NMOS, BSIM4 Model, Leakage current

[This article belongs to International Journal of VLSI Circuit Design & Technology(ijvcdt)]

How to cite this article: Vannala Bhavya, K. Shyamala Murthi Design and Implementation of Low Noise Power Low and High Speed Three Stage Comparator Using 16nm Technology ijvcdt 2023; 01:10-16
How to cite this URL: Vannala Bhavya, K. Shyamala Murthi Design and Implementation of Low Noise Power Low and High Speed Three Stage Comparator Using 16nm Technology ijvcdt 2023 {cited 2023 Dec 21};01:10-16. Available from:

Browse Figures


  1. Haoyu Zhuang, Wenzhen Cao, Xizhu Peng, and He Tang “A Three-Stage Comparator and Its Modified Version With Fast Speed and Low Kickback” in IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Volume 29, Issue-7, IEEE Xplore, 18 May 2021.
  2. Zhuang, H. Tang, and X. Liu, “Voltage comparator with 60% faster speed by using a charge pump,” IEEE Trans. Circuits Syst. II, Exp. Briefs, Volume 67, Issue no. 12, Pages. 2923–2927, Dec. 2020, IEEE Xplore.
  3. Zhuang, J. Liu, and N. Sun, “A fully dynamic time-inter leaved noise-shaping SAR ADC based on CIFF architecture,” in Proc. IEEE Custom Integr. Circuits Conf. (CICC), Mar. 2020, IEEE Xplore.
  4. T. Wang et al., “An 8-bit 150-MHz CMOS A/D converter,” IEEE J. Solid-State Circuits, Volume- 35, Issue no-3, Pages. 308–317, Mar. 2000, IEEE Xplore.
  5. S. Bindra, C. E. Lokin, D. Schinkel, A.-J. Annema, and B. Nauta, “A 1.2-V dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise,” IEEE J. Solid-State Circuits, volume-53, Issue no-7, Pages- 1902–1912, Jul. 2018, IEEE Xplore.
  6. Khorami and M. Sharifkhani, “A low-power high-speed comparator for precise applications,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., volume-26, Issue no-10, Pages- 2038–2049, Oct. 2018, IEEE Xplore.
  7. Brandolini et al., “A 5 GS/s 150 mW 10 b SHA-less pipelined/SAR hybrid ADC for direct-sampling systems in 28 nm CMOS,” IEEE J. Solid-State Circuits, volume-50, Issue no-12, Pages-2922–2934, Dec. 2015, IEEE Xplore.
  8. Razavi, “The StrongARM latch [A circuit for all Seasons],” IEEE Solid State Circuits Mag., volume-7, Issue no-2, Pages-12–17, Spring 2015, IEEE Xplore.
  9. Babayan-Mashhadi and R. Lotfi, “Analysis and design of a lowvoltage low-power double-tail comparator,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., volume-22, Issue no. 2, Pages- 343–352, Feb. 2014, IEEE Xplore.
  10. Harpe, E. Cantatore, and A. van Roermund, “A 2.2/2.7fJ/conversion step 10/12b 40kS/s SAR ADC with data-driven noise reduction,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2013, Pages-270–271, IEEE Xplore.
  11. Lu and J. Holleman, “A low-power high-precision comparator with time-domain bulk-tuned offset cancellation,” IEEE Trans. Circuits Syst. I, Reg. Papers, volume-60, Issue no-5, Pages. 1158–1167, May 2013, IEEE Xplore.
  12. van Elzakker et al., “A 10-bit charge-redistribution ADC consuming 1.9 μW at 1 MS/s,” IEEE J. Solid-State Circuits, volume-45, Issue no-5, Pages-1007–1015, May 2010, IEEE Xplore.

Regular Issue Subscription Original Research
Volume 01
Issue 02
Received November 3, 2023
Accepted December 11, 2023
Published December 21, 2023