Implementation of Adders Using Ternary Based Multiple Valued Logic

Year : 2023 | Volume : 01 | Issue : 02 | Page : 1-8
By

    M. Mani Kumari

  1. K. Aishwarya

  2. B. Sukruthi

  1. Assistant Professor, Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College of Engineering for Women, Visakhapatnam, India
  2. Student, Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College of Engineering for Women, Visakhapatnam, India
  3. Student, Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College of Engineering for Women, Visakhapatnam, India

Abstract

In today’s world VLSI chips are widely used in various branches of Engineering like Voice and Data communication networks, Digital signal processing, Computers, Commercial Electronics, Automobiles, Medicine and many more. So, there have been major advances in IC technology which have both made feasible and generated great interest in electronic circuits which employ more than two discrete levels of signals such circuits called Multiple valued logic circuits, offer several potential opportunities for the improvement of present VLSI circuit designs. Multi value logic can carry more information on single line. The key benefits of MVL are Increased data density, delay, reduced dynamic power dissipation and chip area. The major area of binary logic ICs are occupied by interconnections. The more effective utilization of interconnections is possible which uses a larger set of signals over the small area in MVL devices. The higher radix in use is the ternary (radix – 3) and Quaternary (radix – 4). In this paper our objective is to implement different high speed low power adders like RCA and CLA by using ternary based multiple valued logic. The functional verification is performed by using Xilinx ISE design suite by considering Verilog HDL.

Keywords: Ternary, MVL, CSKA, CSLA, RCA, HDL

[This article belongs to International Journal of VLSI Circuit Design & Technology(ijvcdt)]

How to cite this article: M. Mani Kumari, K. Aishwarya, B. Sukruthi Implementation of Adders Using Ternary Based Multiple Valued Logic ijvcdt 2023; 01:1-8
How to cite this URL: M. Mani Kumari, K. Aishwarya, B. Sukruthi Implementation of Adders Using Ternary Based Multiple Valued Logic ijvcdt 2023 {cited 2023 Dec 04};01:1-8. Available from: https://journals.stmjournals.com/ijvcdt/article=2023/view=128946

Browse Figures

References

  1. Jaeyoon park, youngminkim, “Design and Implementation of Ternary carry look-ahead adder”, 10th March 2021, International conference on electronics, information, and communication (ICEIC). Jeju, Korea (South), IEEE Xplore, https://ieeexplore.ieee.org/document/9369710
  2. P.Dhande, Satish, S.Narkhede, Shridhar and S.Dumdam, “VLSI implementation of ternary gates using tanner tools”, 16th October 2014, 2nd International Conference on Devices, Circuits and Systems, IEEE Xplore, Coimbatore, India, https://ieeexplore.ieee.org/document/6926187
  3. Chetan Vudadha, Sreehari V and M.B. Srinivas, “Multiplexer based design for ternary logic circuits”, PRIME, Aachen, Germany 06th July 2012, Aachen, Germany, Session TG1 – Analog and Mixed Signal III, IEEE Xplore, VDE, Pages-139-142, https://ieeexplore.ieee.org/document/
    6226146
  4. Jinghang Liang, Linbin Chen, Jie Han, “Design and evaluation of multi valued logic gates using Pseudo N-type carbon Nanotube FETS”, IEEE Proc. Vol-13, Issue-4 (July 2014), Pages-695–708. https://www.researchgate.net/publication/263669705_Design_and_Evaluation_of_Multiple_Valued_ Logic_Gates_Using_Pseudo_N-Type_Carbon_Nanotube_FETs
  5. Sentamilselvi M, Mahendran P, High Performance Adder Circuit in VLSI System, International Journal of Technology Enhancement and Emerging Engineering Research, Vol 2, Issue 3, March 2014 Edition, 80 ISSN 2347-4289, https://www.ijteee.org/paper-references.php?ref=IJT03141447
  6. Sai Ramya1, Mounica ACN, BSSV Ramesh babu3, “Performance analysis of different 8-bit full adders”, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 4, Ver.II, (Jul-Aug. 2015), PP 35-39, e-ISSN:2319 4200, p-ISSN No.: 2319 4197 www.iosrjournals.org.
  7. Jasbir Kaur, Lalit Sood, “Comparison Between Various Types of Adder Topologies”, IJCST Vol. 6, Issue 1, Jan – March 2015 ISSN: 0976-8491 (Online) — ISSN: 2229-4333 (Print). https://www.researchgate.net/publication/272944389_Comparison_Between_Various_Types_of_Adder_Topologies
  8. Assem Hussein, Vincent Gaudet, Hassan Mostafa, Mohamed Elmasry, “A 16-bit High-Speed Low-Power Hybrid Adder”,09th February 2017, Giza, 17-20 December 2016, Xplore IEEE. https://ieeexplore.ieee.org/document/7847878
  9. James,” The Memristor Circuits and Applications,” Advances in Memristor Circuits and Bioinspired Systems, June 2015. https://www.researchgate.net/publication/295616563_Advances_
    in_Memristor_Circuits_and_Bioinspired_Systems
  10. Ajmal, et al., “Reconfigurable Memristor and CNFET based Four Quadrant Multiplier for Low Power Applications”, International Journal of Computer Applications, vol. 173, Issue no.-6, Pages- 14-20, Sep. 2017. https://www.researchgate.net/publication/319858221_Reconfigurable_
    Memristor_and_CNFET_based_Four_Quadrant_Multiplier_for_Low_Power_Applications
  11. S. Soliman, et al.,” Memristor-CNTFET based Ternary Comparator unit,” IEEE International Conference on Microelectronics (ICM), Sousse, Tunisia, Dec. 2018, Xplore IEEE https://ieeexplore.ieee.org/document/8704010
  12. A. Jaber, A. Kassem, A. M. El-Hajj, L. A. El-Nimri, and A. M. Haidar, “High-performance and energy-efficient CNFET-based designs for ternary logic circuits,” IEEE Access, vol. 7, pages- 93871–93886,11th July 2019. https://ieeexplore.ieee.org/abstract/document/8759881,
  13. Nagulapalli, K. Hayatleh, S. Barker, S. Zourob, N. Yassine, and B. N. K. Reddy, ‘‘A technique to reduce the capacitor size in two stage miller compensated Opamp,’’ in Proc. 9th Int. Conf. Comput., Commun. Netw. Technol. (ICCCNT), 10-12 Jul. 2018, pp. 1–4, Bengaluru, India
  14. AlKaldy, A. H. Majeed, M. S. Zainal, and D. M. Nor, ‘‘Optimum multiplexer design in quantum-dot cellular automata,’’ Indonesian J. Electr.Eng. Comput. Sci., vol. 17, no. 1, pp. 148–155, 2020. https://www.researchgate.net/publication/334960299_Optimum_multiplexer_design_in_quantum-dot_cellular_automata
  15. Srinivasu, K. Sridharan, “A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies” Xplore IEEE TCAS-1, PP (99) (August 2017) Pages-1-14,Vol-64, Issue-8. https://www.researchgate.net/publication/272944389_Comparison_Between_Various_Types_of_Adder_Topologieshttps://ieeexplore.ieee.org/document/7895162

Regular Issue Subscription Original Research
Volume 01
Issue 02
Received September 27, 2023
Accepted October 10, 2023
Published December 4, 2023