STM
Journals

Generate Certificate

Login to Continue



certificate
High Performance Multi-Valued Logic (MVL)Gate Design Using FinFET
Varsha Gupta
2026
jomsd