A study on Polymer-based FinFET Applications and Logic Circuit Implementation with FinFET

Open Access

Notice

This is an unedited manuscript accepted for publication and provided as an Article in Press for early access at the author’s request. The article will undergo copyediting, typesetting, and galley proof review before final publication. Please be aware that errors may be identified during production that could affect the content. All legal disclaimers of the journal apply.

Year : 2024 | Volume : | : | Page : –
By
vector

Saptarshi Chakraborty,

vector

Arpita Ghosh,

  1. Assistant Professor, Department of Electronics and Communication Engineering, RCC Institute of Information Technology, , India
  2. Assistant Professor, Department of Electronics and Communication Engineering, RCC Institute of Information Technology, , India

Abstract document.addEventListener(‘DOMContentLoaded’,function(){frmFrontForm.scrollToID(‘frm_container_abs_126665’);});Edit Abstract & Keyword

Nano devices play a crucial role in the semiconductor industry and can work as the solution for the problems like scaling of MOSFET. The FinFET can serve as the substitute of bulk CMOS in nanoscale. It mainly consists of two gate terminals which can be either shorted or kept independent.The shorted gate (SG-FinFET) configuration provides higher Ion and Ioff whereas the Independent Gate (IG-FinFET) configuration reduces the transistor count and also reduces the leakage current. Unique FinFET can be developed by proper choice of its parameters (number of fins, dimensions etc.), materials (for gate, substrate). The flexible electronics moreover has some other requirements that can be fulfilled by the polymer-based FinFET. Polymer can be used in FinFET design in two ways- as substrate and as gate material. This work elaborates the different polymer-based FinFET and their applications based on their characteristics. This paper also includes various FinFET(SG-FinFET and IG-FinFET) based basic logic circuit design such as NAND,NOR,2:1MUX,decoder ,simple Boolean simulated in LTSpice .

Keywords: FinFET, MOSFET, flexible electronics, polymer, substrate, logic circuit, nanodevice, scaling

How to cite this article:
Saptarshi Chakraborty, Arpita Ghosh. A study on Polymer-based FinFET Applications and Logic Circuit Implementation with FinFET. Journal of Polymer and Composites. 2024; ():-.
How to cite this URL:
Saptarshi Chakraborty, Arpita Ghosh. A study on Polymer-based FinFET Applications and Logic Circuit Implementation with FinFET. Journal of Polymer and Composites. 2024; ():-. Available from: https://journals.stmjournals.com/jopc/article=2024/view=0


Full Text PDF

References
document.addEventListener(‘DOMContentLoaded’,function(){frmFrontForm.scrollToID(‘frm_container_ref_126665’);});Edit

1. Frank DJ, Dennard RH, Nowak E, Solomon PM, Taur Y, Wong HSP “Device scaling limits of Si MOSFETs and their application dependencies”,2001. Proc IEEE 89(3):259–287. 2. Ratnesh, R.K. & Goel, Amisha & Kaushik, G & Garg, Hardik & Chandan, & Singh, Mandeep & Prasad, Binod. (2021). Advancement and challenges in MOSFET scaling. Materials Science in Semiconductor Processing. 134. 106002. 10.1016/j.mssp.2021.106002. 3. Kumar, T. & Rao, Y.. (2016). Mosfet scaling and its effects. International Journal of Pharmacy and Technology. 8. 20161-20166. 4. HaojiWan ,Xianyun Liu , Xin Su, Xincheng Ren, Shengting Luo and Qi Zhou,’ Characteristics of a Novel FinFET with Multi-Enhanced Operation Gates (MEOG FinFET)’ Appl. Sci. 2022, 12, 11279. https://doi.org/10.3390/app122111279. 5. D.Hisamoto, W.C.Lee,J.Bokor et al, “FinFET- A self aligneddoublegate MOSFET scalable up to 20nm”-IEEE Trans. Electronic. Devices,Vol 42, No 12, Pg 2320-2325,December 2000. 6. Ravi Shankar Pal,Savitesh Sharma and S.Dasgupta, ‘Recent Trend of FinFET Devices and its challenges:A review’,(2017),IEEE conference on Emerging Devices and smart systems(ICEDSS2017) 7. Shekhar Verma,SumanlataTripathi,MohinderBassi,’Performance Analysis of FINFET device using Qualitative Approch for low-Power applications’,(2019) Devices for integrated Circuit(Devic),23-24 March,2019,Kalyani,India. 8. Himani Singh Rana,HimanshuSirohia,’FINFET TECHNOLOGY AN IMPROVEMENT IN VLSI TECHNOLGY’Journal of current Science vol20,special issue 02,February 2019”13thConference”(ICOSD) 9. Mayank Shrivastava,MaryamShojaei,Dinesh Kumar Sharma,V.RamgopalRao,’A Novel BottomSpacer FinFET Structure for improved Short-Channel,Power-Delay,and Thermal Perforance’,IEEE TRANSACTIONS ON ELECTRON DEVICES VOL.57,NO.6 JUNE 2010

Ahead of Print Open Access Original Research
Volume
Received 15/08/2024
Accepted 05/10/2024
Published 07/12/2024
196