Editor’s Profile

Profile Image

Name: Dr. Vennapusapalli Shavali

Editor : Journal of Semiconductor Devices and Circuits

Email:

Affiliation:

Gates institute of Technology, Andhra Pradesh, India 515401

Institutional Profile Link : https://gatesit.ac.in/ece-faculty/

Assistant Professor in Electronics & telecommunication engineering at Gates institute of Technology, Andhra Pradesh, India
My expertise are Electronics and communication Engineering, VLSI, Low power VLSI, Embedded systems, Analog electronics, Digital electronics, Integrated circuits


Recent Publications

  1. Shavali V, Maripareddy SG, Reddy PR. Reconfigurable data encoding schemes for on-chip interconnect power reduction in deep submicron technology. Indonesian Journal of Electrical Engineering and Computer Science. 2022 Dec;28(3).Available at- https://garuda.kemdikbud.go.id/documents/detail/3117204
  2. Shavali V, Sreerama RG, Reddy PR. Reduction of Coupling Transition by Using Half Width Encoding Techniques in Data Bus. In2018 International Conference on Computation of Power, Energy, Information and Communication (ICCPEIC) 2018 Mar 28 (pp. 011-017). IEEE.Available at- https://ieeexplore.ieee.org/abstract/document/8525155
  3. Shavali V, Sreerama Reddy GM, Ramana Reddy P. Reduction of coupling transition by using multiple encoding technique in data bus and its power analysis. InInnovations in Electronics and Communication Engineering: Proceedings of the 7th ICIECE 2018 2019 (pp. 345-353). Springer Singapore. Available at- https://link.springer.com/chapter/10.1007/978-981-13-3765-9_36
  4. Vennapusapalli S, Sreerama Reddy GM, Patel RR. Analysis of coupling transition for the encoded data and its logical level power analysis. InData Engineering and Communication Technology: Proceedings of ICDECT 2020 2021 (pp. 183-192). Springer Singapore. Available at- https://link.springer.com/chapter/10.1007/978-981-16-0081-4_19