Angshuman Chakraborty,
Tanmoy Baraj,
- Associate Professor Department of Electronics and Telecommunication Engineering, TIT, Narsingh Madhya Pradesh India
- M.Tech Scholar Department of Electronics and Telecommunication Engineering, TIT, Narsingh Madhya Pradesh India
Abstract
In the present trend of very large-scale integration (VLSI) technology, implementing a Boolean function with the fewest number of gates (logic) has always been important. Low power design strategies now provide much more benefits than in the past. Performance, affordability, and dependability may be key issues in this area of technology design. Power dissipation is now recognized as a crucial component in the development of competitive market areas such wireless applications, laptops, and portable medical equipment. In this paper, we have compared multiple full subtractor circuits for their total transistor count and overall power consumption. We have proposed a majority function based full subtractor and compared the same with the existing one. The proposed circuit shows some substantial benefits over its existing counterpart.
Keywords: VLSI, Majority function, Leakage Power, MTCMOS, Threshold.
References
- A new design of adder circuit for low power and high speed in sub-threshold region [Angshuman Chakraborty, and Sambhu Nath Pradhan. International Journal of Electronics Letters1 (2014): 17-29.]
- VLSI design of full subtractor using Multi-Threshold CMOS to reduce the leakage power and ground bounce noise. : [ISSN (PRINT): 2393‐8374, (ONLINE): 2394‐0697,VOLUME‐2, ISSUE‐2,2015 ,Pawar Chander & Pokala Santosh.
- Design of Low Power CMOS Full Subtractor. :[ Babu, K. Prasad, S. Ahmed Basha, and H. Devanna ,IJISET-International Journal of Innovative Science, Engineering & Technology6 (2014).]
- Area efficient Full Subtractor design using CMOS Technology. : [SSN (PRINT) : 2320 – 8945, Volume -2, Issue -4, 2014 Monikashree T.S , Divya A , Kesthara V , Nithya Shree S
- Novel Energy Efficient one bit Full Subtractor at 65nm technology [Basha, M. Mahaboob, K. Venkata Ramanaiah, and P. Ramana Reddy. [2015 International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO). IEEE, 2015.
- Design of CMOS full subtractor using 10T for object detection application Basha, M. Mahaboob, K. Venkata Ramanaiah, and P. Ramana Reddy. International Journal of Reasoning-Based Intelligent Systems3-4 (2018): 286-295.
- High performance full subtractor using floating-gate MOSFET [Gupta, Roshani, Rockey Gupta, and Susheel Sharma. Microelectronic Engineering162 (2016): 75-78.]
- Design of an Energy Efficient, High Speed, Low Power Full Subtractor Using GDI Technique [Dhar, Krishnendu, Aanan Chatterjee, and Sayan Chatterjee. Proceedings of the 2014 IEEE Students’ Technology Symposium. IEEE, 2014.]
- A novel current mode full adder based on majority function [Navi, Keivan, et al World Applied Sciences, Journal5 (2008): 676-680.]
- Reduction of Leakage Current and Power in Full Subtractor Using MTCMOS Technique [Gautam, Milind, and Shyam Akashe 2013 International Conference on Computer Communication and Informatics. IEEE, 2013.]
- An energy efficient full adder cell for low voltage [Navi, K., Maeen, M., & Hashemipour,O. (2009).. IEICE Electronics Express, 6(9), 553–559]
Journal of Semiconductor Devices and Circuits
| Volume | |
| Received | July 9, 2024 |
| Accepted | July 17, 2024 |
| Published | August 4, 2024 |