Thevenin Impedance Networks for Spice Simulation Using Analog Behavioural Modelling113815Journal of VLSI Design Tools and Technology 2024PDF
Simulation of Adder Circuit Using Reversible Gates in Verilog HDL109249, 109250Journal of VLSI Design Tools and Technology 2024PDF
Design and Implementation of Low Latency 16-bit Full Adder105489, 105490Journal of VLSI Design Tools and Technology 2024PDF
Performance Analysis of Schmitt Trigger Circuit for Noise-Free Chips105471, 105472, 105473, 105474Journal of VLSI Design Tools and Technology 2024PDF
RTL-to-GDS Implementation of a High-Speed On-Chip 32:1 Serializer Using Open-Source Tools105459, 105460Journal of VLSI Design Tools and Technology 2024PDF