IJVCDT 2023
Design and Implementation of High-Speed Low Power Low Area Hybrid One Bit Full Adder Using CMOS Technology
Efficient Gabor Filter Design Using Verilog HDL with Multiplier-accumulator (MAC) Implementation
Design and Implementation of Low Power and Area Efficient Sub Threshold Level Shifter Using 16 nm CMOS Technology