Design and Implementation of High-Speed Low Power Low Area Hybrid One Bit Full Adder Using CMOS Technology87181, 87182International Journal of VLSI Circuit Design & Technology 2023PDF
Design and Implementation of High-Speed Low Power Low Area Hybrid One Bit Full Adder Using CMOS Technology87178, 87179International Journal of VLSI Circuit Design & Technology 2023PDF
Efficient Gabor Filter Design Using Verilog HDL with Multiplier-accumulator (MAC) Implementation64753, 64754International Journal of VLSI Circuit Design & Technology 2023PDF