Mirror-Symmetric NoC Topologies for 64-Core Arrays: Investigating Latency and Energy Trade-offs versus Mesh and Torus Interconnects for Block-Level Matrix Multiplication Workloads
Modern chip multiprocessors increasingly rely on many-core arrays to accelerate dense linear algebra kernels such as block-level general matrix multiplication (GEMM), where inter-tile communication often rivals computation cost.
