STM JOURNALS

Recent Trends in
Electronics & Communication Systems

ISSN: 2393-8757
Volume 12, Issue 3, 2025
September–December
DOI (Journal): 10.37591/RTECS

https://journals.stmjournals.com/rtecs

Review RTECS

Recent Trends and Techniques in the Advanced Microcontroller Bus Architecture (AMBA) Protocol: A Comprehensive Review

Deepak[1], Vikas Nehra[2,*]

Abstract

ARM has created the Advanced Microcontroller Bus Architecture (AMBA) that is used as the main method for communication on chips in today's embedded systems. Since AMBA is built to scale and combine with other components, it allows data transfer to high-performance and low-power components easily. The paper discusses how AMBA protocols have evolved and presents new trends of producing higher data rates, conserving energy, and lowering latency. This study offers a thorough analysis of AMBA protocols, emphasizing their design tenets, interoperability features, and useful implementation considerations. Through real-world use scenarios, comparative studies with various bus protocols are investigated, with a focus on integration problems, energy consumption, and performance indicators. To ensure dependable systems functioning in increasingly complex SoCs, the article also addresses important technological issues that designers must overcome, such as temporal closure, resource arbitration, and protocol verification. Looking into the recent advancements of the Advanced Extensible Interface (AXI), the multi-layer AHB, and their use with AI accelerators, applications, such as in Internet of Things, automotive, and edge computing, are touched on. Compared with other bus protocols it is done with real-life use to ensure its usefulness. Energy-conscious bus designs, scalable multi-layer interconnects, improved error detection and correction mechanisms, and methods for maximizing communication in heterogeneous multi-core and AI-driven architecture are just a few of the new research avenues and possible advancements that are described. This paper attempts to give researchers, engineers, and system architects useful advice for utilizing AMBA protocols in sophisticated embedded systems, guaranteeing scalability, high performance, and energy-efficient operation by combining historical development, recent advancements, real-world applications, and emerging trends. They look at protocol as well as interoperability aspects and provide information about the latest research toward future improvements in SoCs. Here, we describe recent advances and offer guidance to researchers and engineers who want to make use of AMBA in advanced ways.

Keywords: Advanced microcontroller bus architecture, AMBA, AXI, AHB, APB, AI accelerators, IoT, automotive systems, SoC, embedded systems, edge computing, bus protocols, low latency, high throughput

***Author for Correspondence**
Vikas Nehra
E-mail: vikasnehra.ece@dcrustm.org

[1]Student, Department of Electronics and Communication Engineering, Deenbandu Chhotu Ram University of Science and Technology, Murthal, Haryana, India
[2]Assistant Professor, Department of Electronics and Communication Engineering, Deenbandu Chhotu Ram University of Science and Technology, Murthal, Haryana, India

Received Date: July 25, 2025
Accepted Date: August 29, 2025
Published Date: December 13, 2025

Citation: Deepak, Vikas Nehra. Recent Trends and Techniques in the Advanced Microcontroller Bus Architecture (AMBA) Protocol: A Comprehensive Review. Recent Trends in Electronics & Communication Systems. 2025; 12(3): 9–15p.

INTRODUCTION

SoCs usually apply ARM's Advanced Microcontroller Bus Architecture (AMBA) while communicating between on-chip components. As a result, it makes communication customizable and expandable in those applications, which makes it very valuable for high-performance and power-saving uses. These protocols, namely the AHB, APB, and AXI, are set by AMBA for satisfying various performance needs. As it allows devices of various speeds and power levels to be easily linked, the industry is now using it more often [1].

© STM Journals 2025. All Rights Reserved



Figure 1. AMBA protocol.

There have been major changes in the architecture as time as moved on from when it was invented. Whenever the architecture was updated, it handled new issues in designing systems. Both the AHB and APB were designed to handle their purpose with the AHB made for high-speed communication and the APB saving power in usage with low-speed devices. Because of AXI, total bandwidth improved, communication with low delay was possible, and SoCs working with AI and machine learning could use out-of-order data processing [2].

AMBA is being updated in recent times to fit the quick development of IoT and edge computing. Such improvements involve making data transfer more efficient, cutting the power used, and simplifying integration with different computing systems. When multi-layer and split-transaction AHB designs are used, the main purpose is to increase the speed and manage contention better. Additionally, the updates to AXI like AXI Stream and AXI4-Lite serve various use cases, which makes it easier to design different systems [3]. Figure 1 displays a block diagram of AMBA protocol.

One of the major challenges in modern SoC designs is ensuring compatibility and interoperability between different hardware parts. The AMBA protocol addresses this by providing a standardized structure that simplifies integration while maintaining high-performance and low power consumption. Different techniques, such as burst-mode transfer and protocol-aware bridges, have been invented to optimize data handling for different AMBA variants or other bus protocols. It ensures the relevance of the protocol in rapidly changing technological scenarios [4].

Applications of AMBA extend beyond traditional embedded systems to automotive systems, in which its scalability supports real-time data processing in Advanced Driver Assistance Systems (ADAS). In IoT and wearable devices, low-power modes ensure energy-efficient operation. The flexibility of the AXI protocol has enabled the use of the same for designing AI accelerators and high-speed data processors. Continuously, research explores new ways with the inclusion of the incorporation of AMBA with the implementation of secure communication protocols within industrial IoT systems [5].

This review is made towards comprehensive reporting of the latest trends and techniques that have dominated in AMBA protocol implementation; thereby outlining the innovations that characterize it together with the challenges that face the community [6]. This paper attempts to direct future development and practical applications of SoC design through addressing key features, applications, and research advancements. Further, a brief discussion of recent enhancements and their impact on emerging technologies is presented, giving a perspective on the protocol's relevance in the field.

© STM Journals 2025. All Rights Reserved

RELATED WORK

The AMBA protocol has been extensively adopted in the design of system-on-chip (SoC) architectures, with studies continuously refining its performance and adaptability to emerging applications. The AXI chips have more powerful features like burst transactions and pipeline improvement, now supported by dynamic power management, which make them more energy efficient in low-power and IoT situations. It has been suggested by researchers that extra efforts in advanced pre-fetching and caching can help reduce latency, mainly for high-performance computing systems [6].

AMBA research has centered on combining it with different SoC designs, mainly as the use of multi-core processors and AI accelerators became common. Several changes in AXI have been made, such as bringing in dedicated buses and enhanced arbitration, because deep learning and real-time tasks require specific support. The reason for these efforts is to make certain that system resources are shared evenly and there is less conflict [7].

A number of investigations have taken place on multi-layer AMBA setups to support more parallelism and possible scaling. This type of architecture enables simultaneous transfers of data across the different master and slave interfaces with a dramatic increase in system performance. Improving the efficiency of interconnectivity by optimizing crossbar switch design and advanced quality-of-service mechanisms integration is research area. This kind of innovations is required in systems such as automotive and aerospace to provide guaranteed real-time performances [8].

Bridge components are very much an integral part of the AMBA implementations while attempting to address the ever-increasing complexity of SoCs. Advanced APB-to-AXI and AHB-to-AXI bridges have been designed with such efficiency in mind as efficient communication across different protocol layers. These studies indicate that not only should the transition maintain compatibility but also be the least latency in a transition between protocols, especially considering multi-protocol environments [9].

The area of security improvements in AMBA protocols has also been an important research direction with the increasing significance of secure communication in IoT and IIoT devices. Hardware-level encryption has been proposed for integration into AMBA buses to protect data transfers from eavesdropping and tampering. Fault detection and isolation mechanisms, leveraging features such as parity checks and transaction monitoring, have been incorporated to ensure the reliability of data communication in critical systems [10].

It is this real-time application of AMBA that drove research in latency optimization and determinism. AXI has developed TDM and arbitration techniques with priority for ensuring guaranteed bandwidth to time-critical tasks. This aspect is valuable in video streaming and industrial automation, in which the performance is needed to be deterministic [11].

Further studies have further explored the role of AMBA in supporting virtualization within SoCs. Virtual channels and transaction tagging are integrated in AXI for efficient sharing and isolation of resources across multi-tenant environments. SoCs usually apply ARM's Advanced Microcontroller Bus Architecture (AMBA) while communicating between on-chip components. As a result, it makes communication customizable and expandable in those applications, which makes it very valuable for high-performance and power-saving uses. These protocols, namely the AHB, APB, and AXI, are set by AMBA for satisfying various performance needs. As it allows devices of various speeds and power levels to be easily linked, the industry is now using it more often [1].

There have been major changes in the architecture as time as moved on from when it was invented. Whenever the architecture was updated, it handled new issues in designing systems. Both the AHB and APB were designed to handle their purpose with the AHB made for high-speed communication and the APB saving power in usage with low-speed devices. Because of AXI, total bandwidth improved, communication with low delay was possible, and SoCs working with AI and machine learning could use out-of-order data processing [2].

© STM Journals 2025. All Rights Reserved

AMBA is being updated in recent times to fit the quick development of IoT and edge computing. Such improvements involve making data transfer more efficient, cutting the power used, and simplifying integration with different computing systems. When multi-layer and split-transaction AHB designs are used, the main purpose is to increase the speed and manage contention better. Additionally, the updates to AXI like AXI Stream and AXI4-Lite serve various use cases, which makes it easier to design different systems [3]. Figure 1 displays a block diagram of AMBA protocol.

PROJECT REVIEW OF PREVIOUS WORK TECHNIQUES

The AMBA APB protocol has been thoroughly examined, particularly for designs that prioritize low power consumption and simplicity. It's been implemented in Verilog, with verification carried out using assertion-based methods to ensure that all operations adhere to the AMBA standard. Researchers have concentrated on enhancing its power efficiency and minimizing latency, which is vital for energy-conserving systems [1]. On the flip side, the AMBA AXI protocol has been investigated for systems where high performance and low latency are essential. Its ability to support independent read and write channels, along with burst transactions, significantly boosts throughput in high-speed applications. The verification process included simulations that addressed various scenarios, including setups with multiple masters and slaves, demonstrating that AXI can reliably manage complex system configurations [2]. Additional work on the APB protocol has been aimed at its operation in SoCs, where it connects high-speed processor cores to slower peripheral devices.

Efforts have concentrated on maintaining communication both reliable and simple, using functional verification methods to confirm data integrity and clock synchronization under various operating conditions [3]. Compatibility has been improved by developing bridges to interface APB with other high-performance buses. These bridges facilitate smooth data flow between various system components, keeping latency low and ensuring signal accuracy. The verification of these bridges utilized formal testing methods to confirm that transitions and states remained accurate throughout [4]. Recently, verification methods such as UVM have been used in APB protocol implementations to ensure regular timing, reliable handshakes, and fault tolerance. These researches confirm that the protocol operates well in low-resource systems with tight power constraints [5]. The AXI protocol has seen some remarkable advancements over the years.

Multilayer implementations have assisted it in managing bandwidth requirements better and supporting parallel communication in SoCs. Technologies such as high-end crossbar interconnects and QoS mechanisms have rendered AXI as applicable for real-time systems such as those in automotive and industrial applications [5, 6]. Security has emerged as a growing concern, and AXI protocol has been enhanced to address this. Built-in encryption and error-checking capabilities ensure secure and correct data transfers, which is extremely important for IoT and industrial systems where data integrity is of utmost importance. In addition, the AMBA protocols have been modified to accommodate diverse computing platforms, ranging from systems with AI accelerators and dedicated processors to various other configurations. Such modifications encompass optimized transaction techniques and bus configurations to address the unique demands of such processors, demonstrating the flexibility of AMBA protocols to handle varied workloads on contemporary computing platforms [8].

The AMBA APB protocol has been designed well and then tested stringently in system-on-chip implementations. It focuses on design simplicity with seamless flow of high-performance bus systems. In bus connectivity, researchers have formulated innovative bridge solutions to bridge AHB and APB. These greatly facilitate data transfer between these buses, all the while with the minimum delay. The verification process actually strained these designs to their limits under adverse operating conditions and demonstrated that the APB protocol is more than sufficient for real-time data communication even if the system is under load [9]. Detailed analysis of the AMBA AHB bus protocol has focused maximum priority on pipelined design and high-performance features. AHB has been used in real-time applications, optimizing it for burst transactions and multi-master designs. Verification techniques include System Verilog and advanced simulation techniques for state transitions and timing constraints such that the AHB protocol can accommodate the needs of high-speed, low-latency systems [10].

© STM Journals 2025. All Rights Reserved

These developments in AMBA ACE AXI Coherency Extensions protocol point in a specific direction of the coherent memory and multi-processor SoC design. High performance-oriented implementation and verification of ACE protocols were centered on investigating transaction ordering, coherence states, and responses in the snoop in more current research. Such implementations accelerated multicores' data sharing and facilitated subsequent processing of intricate AI and data-intensively demanding applications [11].

The AMBA AXI3 protocol has been thoroughly researched for the embedded system's fast communication. Implementations involve distinct read and write data paths, burst transactions, and versatile address schemes. For AXI3, emphasis in verification has been on transaction integrity, signal integrity, and fault tolerance when interacting with a wide range of workloads and is ideally suited for such systems with high data throughput rates and dependability [12, 13].

Optimization of the latency and power of the AMBA AXI4 protocol has been explored for use in wireless sensor networks. Researchers have experimented with and used some of the latest arbitration and dynamic bandwidth allocation techniques, which indeed result in improved utilization of system resources. These optimizations unequivocally confirm that AHB5 scales well and is capable of supporting the high-level requirements of contemporary SoCs [14]. Further improvements in the AHB protocol have been aimed at satisfying the high demands of real-time systems. They have used power-saving techniques such as clock gating and pipelining to save power and transfer data at higher speeds. Through intense cycles of simulation-based verification, these performance improvements have been certified and ensured smooth integration into existing SoC architectures [15]. Thrilling advancements have also been made in designing AMBA bus controllers, i.e., optimization of the control logic that manages high-speed data transfer operations. New controller designs have been proposed for improved scheduling, arbitration, and signal synchronization. Verification of these designs has resulted in remarkable gains in the latency minimization and utilization of bandwidth more effectively, which together improve the overall bus performance [16]. For the AXI protocol, verification activity has been aimed at ensuring complete protocol compliance but yet offer flexibility to accommodate different system configurations [17, 18]. Advanced simulation techniques have been used to test the protocol with high data loads, which confirm that AXI exhibits low latency and high reliability. This further reinforces the position in being an unavoidable protocol for quick, scalable SoC systems [19, 20].

CONCLUSION

The AMBA protocol has been an essential requirement for standard on-chip communication management in embedded systems, particularly with the complexity represented by SoC designs. This paper determines the most important advancements of AMBA protocols that are APB, AHB, and AXI, to assess their suitability for low-power, high-performance, and real-time systems. Advances like multi-layer bus architectures, security features integrated, and application-specific solutions for AI accelerators reflect just how flexible and versatile AMBA has become. There are still issues, however, such as conforming to increasing design complexity, meeting strict verification requirements, and making sure that the protocol is scalable effectively in various, heterogeneous systems. Ahead in the future, advancements will be required to counter the existing challenges and keep up with very fast-evolving technologies like IoT, 5G, and AI. AMBA remains a building block in the provision of a reliable and scalable communication backbone for contemporary SoCs and becomes an integral part of the next generation of computing platforms.

REFERENCES

1. Ravikumar E, Ganesha KB, Chethana CY, Roy TMP. Design and verification of Advanced Microcontroller Bus Architecture (AMBA) Advanced Peripheral Bus (APB) protocol. In: 2024 International Conference on Smart Systems for Applications in Electrical Sciences (ICSSES); 2024; Tumakuru, India. p. 1–5. doi:10.1109/ICSSES62373.2024.10561369
2. L SB, Nakkala S, Vaddavalli T, Arja SS. Design and verification of AMBA AXI protocol. In: 2024 International Conference on Electronics, Computing, Communication and Control Technology (ICECCC); 2024; Bengaluru, India. p. 1–6. doi:10.1109/ICECCC61767.2024.10593998

© STM Journals 2025. All Rights Reserved

3. Yadav SKK, Satyanarayana P, Krishna BV, Kesav Sai KR, A M, Krishnan VG. Design and implementation of AMBA-APB protocol for System-on-Chip (SoC) designs. In: 2024 Third International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE); 2024; Ballari, India. p. 1–5. doi:10.1109/ICDCECE60827.2024.10549635
4. Jain P, Rao S. Design and verification of Advanced Microcontroller Bus Architecture–Advanced Peripheral Bus (AMBA-APB) protocol. In: 2021 Third International Conference on Intelligent Communication Technologies and Virtual Mobile Networks (ICICV); 2021; Tirunelveli, India. p. 462–7. doi:10.1109/ICICV50876.2021.9388549
5. Kumar DP, Pande KS. A study on verification of APB protocol. In: 2024 5th International Conference on Smart Electronics and Communication (ICOSEC); 2024; Trichy, India. p. 530–4. doi:10.1109/ICOSEC61587.2024.10722101
6. Sangamnerkar KA, Kapse YD, Kolhare NR. Scalable design and implementation IP for Advanced Extensible Interface (AXI) protocol. In: 2023 IEEE Fifth International Conference on Advances in Electronics, Computers and Communications (ICAECC); 2023; Bengaluru, India. p. 1–5. doi:10.1109/ICAECC59324.2023.10560234
7. Rangeetha S, Pandithurai S, Prassath A, Reegan Cyril Raj A. Design and implementation of AHB to APB bridge and AHB to UART communication for SoC integration. In: 2024 2nd World Conference on Communication & Computing (WCONF); 2024; Raipur, India. p. 1–5. doi:10.1109/WCONF61366.2024.10692006
8. Deeksha L, Shivakumar BR. Effective design and implementation of AMBA AHB bus protocol using Verilog. In: 2019 International Conference on Intelligent Sustainable Systems (ICISS); 2019; Palladam, India. p. 1–5. doi:10.1109/ISS1.2019.8907975
9. Shrivastav A, Tomar GS, Singh AK. Performance comparison of AMBA bus-based system-on-chip communication protocol. In: 2011 International Conference on Communication Systems and Network Technologies; 2011 Jun 3; India. p. 449–54. IEEE.
10. Deshpande N, Sadakale R. AMBA AHB to APB bridge protocol verification using System Verilog. In: 2023 First International Conference on Advances in Electrical, Electronics and Computational Intelligence (ICAEECI); 2023; Tiruchengode, India. p. 1–3. doi:10.1109/ICAEECI58247.2023.10370951
11. Dukare P, Gokhale A, Ingale V. Development of AMBA ACE protocol. In: 7th International Conference on Computing in Engineering & Technology (ICCET 2022); 2022; Online. p. 222–5. doi:10.1049/icp.2022.0622
12. K PN, V D, A M, R SK, S E. Design and verification of AMBA AXI3 protocol for high speed communication. In: 2022 Smart Technologies, Communication and Robotics (STCR); 2022; Sathyamangalam, India. p. 1–5. doi:10.1109/STCR55312.2022.10009388
13. Makni M, Baklouti M, Niar S, Abid M. Performance exploration of AMBA AXI4 bus protocols for wireless sensor networks. In: 2017 IEEE/ACS 14th International Conference on Computer Systems and Applications (AICCSA); 2017; Hammamet, Tunisia. p. 1163–9. doi:10.1109/AICCSA.2017.26
14. C HV. Verification of burst transfers in AMBA5-AHB protocol. In: 2022 International Interdisciplinary Humanitarian Conference for Sustainability (IIHC); 2022; Bengaluru, India. p. 41–5. doi:10.1109/IIHC55949.2022.10060440
15. Giridhar P, Choudhury P. Design and verification of AMBA AHB. In: 2019 1st International Conference on Advanced Technologies in Intelligent Control, Environment, Computing & Communication Engineering (ICATIECE); 2019; Bangalore, India. p. 310–5. doi:10.1109/ICATIECE45860.2019.9063856
16. Phadke R, Madhavan S, Kumar C, Kumar P, N NB, Radder NB. A novel bus controller for Advanced Microcontroller Bus Architecture. In: 2022 IEEE 2nd Mysore Sub Section International Conference (MysuruCon); 2022; Mysuru, India. p. 1–6. doi:10.1109/MysuruCon55714.2022.9972376
17. Gaikwad N, Patil VN. Verification of AMBA AXI on-chip communication protocol. In: 2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA); 2018; Pune, India. p. 1–5. doi:10.1109/ICCUBEA.2018.8697587

© STM Journals 2025. All Rights Reserved

18. Kommineni A, Gundu MK, Kim Y, Jadhav S. Design & verification of AMBA AHB-Lite memory controller. In: 2023 IEEE 13th Annual Computing and Communication Workshop and Conference (CCWC); 2023; Las Vegas, NV, USA. p. 1307–12. doi:10.1109/CCWC57344.2023.10099257
19. Math SS, Manjula RB, Manvi SS, Kaunds P. Data transactions on system-on-chip bus using AXI4 protocol. In: 2011 International Conference on Recent Advancements in Electrical, Electronics and Control Engineering (ICONRAEeCE); 2011; Sivakasi, India. p. 423–7. doi:10.1109/ICONRAEeCE.2011.6129797
20. Rawat K, Sahni K, Pandey S. RTL implementation for AMBA ASB APB protocol at system-on-chip level. In: 2015 2nd International Conference on Signal Processing and Integrated Networks (SPIN); 2015; Noida, India. p. 927–30. doi:10.1109/SPIN.2015.7095347

© STM Journals 2025. All Rights Reserved