

The Integration of Machine Learning in VLSI IC Design

Y. Priya^{1*}, S. Archana²

Abstract

It represents the first use of AI in the domain of integrating circuits, which has been impacted by it. The conventional VLSI design process that is now in use is replaced by this technology. The laborious manual concepts created by people have been replaced with automated design innovations. This development would trigger a profound change in the fields of AI education and hardware computation. With the introduction of contemporary chips, which are extremely intricate, designing with human involvement is a laborious and lengthy operation. The field of artificial intelligence (AI) has been gaining substantial ground in both the development and production of semiconductors using VLSI (Very Large-S Scale Integration). While the reliability, preciseness, as well as effectiveness of many areas of design for VLSI are being improved by AI technologies, there is still little prospect for the traditional methods of verifying essential architectures. For this reason, during the past four decades, many other sophisticated tasks have been automated in addition to a number of other tasks. The drafting workflow becomes automatic when an inventive concept is generated (with regard to calculation, thinking about, optimization, and interconnecting fabrication). Businesses having their own in-house CAD organizations, like IBM and Intel, are equipped to manage certain computerized procedures. Numerous businesses, including Cadence, Brief, and Mentor Illustration, sell CAD tools that are used to integrate AI in chip design. In various technological domains, data mining has extended its reach to provide workable solutions for a wide range of issues. Machine learning significance in the software for the electronic device industry has grown, as has its promise to lower costs, increase product production, and shorten designing and implementing times. In this study, we constructed mathematical modeling (ML) BIST and discussed the role of deep learning in VLSI chip layout.

Keywords: ML, AI, VLSI, BIST, CAD, EDA

INTRODUCTION

Because viewed alongside semiconductor design competence, integrated circuit technology is advancing at an accelerated rate. This is mostly because AI has grown significantly. Once AI is used to perform the same computational task, the calculation assignment assigned to VLSI is a comparable and time-consuming procedure. The development of computing hardware and VLSI design support is the source of AI work. Since technology is advancing daily and occasionally, VLSI engineers must keep

an eye on this development and take appropriate action to improve their design toolset. AI proposes to strengthen the efficiency of VLSI designs by bringing new features, capabilities, and design approach. Even with all of AI's capabilities and approaches, it still has some limitations when it comes to solving problems. Thus, the advent of machine learning (ML) offers numerous better prospects for cooperation or solitary work in the VLSI and technological devices design fields. AI learning is utilized in the conception and implementation in laptop circuitry [1].

*Author for Correspondence

Y. Priya
E-mail: yarrampriya@gmail.com

^{1,2}Assistant Professor, Department of ECE, Sphoorthy Engg. College, Hyderabad, India

Received Date: April 10, 2024
Accepted Date: May 03, 2024
Published Date: June 07, 2024

Citation: Y. Priya, S. Archana. The Integration of Machine Learning in VLSI IC Design. Trends in Machine Design. 2024; 11(2): 1–8p.

It is regarded as the most important use of AI. Computer-based tools for design have been managed and often used by the information acquired from AI introductory courses. In the past, the majority of chips were created by conjunction, which led to their excessive size and sluggish performance. The task of verifying those chips that were developed by hand is intricate and challenging. It takes such types of intricacies to create a computer tool. The automation tool has been enhanced to handle more jobs that have been handed over it [2]. Chip developers periodically introduce new design techniques, such as memory combing and new computer task procedures, which call for automation of the layout method. For such reasons, corporations such as IBM and Intel maintain proprietary CAD organizations. CAD tools, which are sold by a number of businesses like Cadence, Synopsys, and Mentor Graphics, can be thought of as artificial intelligence applications for semiconductor design. Occasionally, gathering data or obtaining information from the region of interest is necessary in order to identify the pattern. Potent identifying such a pattern can be achieved by focusing on the following: classifying different objects, predicting elements to curiosity, The input-output its ties dependent on their complexities, and using deep neural networks with various layers for different types of patterns, objects, and language recognition use cases [3]. These previously identified fields are of tremendous relevance to machine learning in general. DNNs must react to new ideas in light of previously proposed ideas or accepted practices. This has to be expanded to include the latest creation phase. One type of machine learning result is the need to modify the method of making choices in dynamic mechanisms in favor to reinforce the course of action. Variable power planning and electrified driving can be taught by processes that are strengthened, such as temporal difference learner (TD-lambda). Raman's group approaches the issues at hand in this manner. Computer center energy planning is considered current work and is necessary to support the process of education. An ongoing trend in device research is the integration of AI, which has the potential to greatly enhance the productivity and capabilities of semiconductor design and production processes. Artificial Intelligence (AI) capabilities are expected to have an even greater influence on VLSI design as they develop [4].

Function of ml in the Production Process

Physical assurance (Figure 1) is the process of implementing physical verification using machine learning, with photonic hotspot detecting being one of the evaluation steps.




Figure 1. Manufacturing process.

Reduces turnaround times and manufacturing costs. Lithography hotspots are particular methods that seem to print poorly because they lag behind resolution development approaches, which are becoming more and more widespread as a result of photocopying system and procedure variations [5]. Identifying lithography hotspots at the outset is still a critical task in order to improve efficiency in production and reduce costs. For accurate impurity detection, expensive optical model is typically required, which often results in a longer turnaround time. The device training is a suitable technology that may be used to build efficient spots of detection (Figure 2), since it has a greater prediction efficiency. One type of method called hot area detection divides circuit chips between two groups: hotspot and non-hotspot.

Creating a model that can precisely split chips into two labeled regions is the purpose. Two metrics—false alarm and recognition accuracy—are used to properly carry out the testing process. The ratio of the number of actual flames to the number of wildfires that were precisely identified is known as accuracy of detection [6]. The quantity of non-hotspots that are mistaken for scorching is referred to as the number of false alarms.




Figure 2. A 2D-space example of hotspot region decision, (a) Pattern matching. (b) Fuzzy pattern matching. (c) Machine learning

There exist limited innovative uses of artificial intelligence methods in transistor design and manufacturing. The capacity of neural networks for categorization, inference, and planning is desperately needed to be fully activated due to the growing number on heavily data-driven activities. The technique of designing chips can be accelerated in the long run by using effective apps that reduce the amount of effort required of developers in extracting important information from large data sets [7]. The Sub-22 nanometer domain has evolved into a very intricate process with many thousands of steps because of factors such process uncertainty, chip design and production, lower design margin of error, and rising complexity of the design Pre-silicon hot spot classification by clustering, post-silicon variation detecting and defect location by supposition, and timing following silicon tuning. Finding hotspots on a specified model with a short turnaround interval is the hotspot detection problem during the physical design and testing phases. Full chip lithography simulation, which reaches very high precision but can be quite expensive to compute, is a major component of conventional hotspot recognition. Pre-silicon peak discovery by arranging, post-silicon variable recognition and defect placement by deductive reasoning, and post-silicon adjustments sequencing through iterative testing and optimization are all covered in this course [8].

ML'S FUNCTION IN MASK SYNTHESIS

The most common approach for producing integrated circuits is optical lithographic processes, which uses a photon-based process to transmit a geometric mask onto a semiconductor that has been photoresist-coated. Moore's law has caused features to progressively shrink in size and innovation to be




Figure 3. Typical procedure of ML-based mask synthesis flow.

resized down to the frequency of light. The phenomenon of d causes the computer-generated patterns to become deformed as the consequence, leading to process faults. A range of texture enrichment methods (RETs) are utilized in order to improve a process called photo effectiveness [10]. The two most common RETs for maximizing the process window and guaranteeing precise patterns on the plate are OPC and SRAF insertion. nevertheless, due to their time-consuming iterative procedure, many augmentation strategies suffered from an exceedingly long runtime. Several cutting-edge techniques employ algorithmic learning to detect flawed mosaic patterns (Figure 3).

THE ROLE OF MACHINE LEARNING IN MISCORRELATION

Miscorrelation is the reason why outcomes that vary might be obtained even when the "laws of physics" are applied when a task is assessed using two distinct tools on same data as input. The design flow is impacted by miscorrelation, and the worst-case scenario could potentially occur in the procedure. For instance, P&Rs (Static Timing Analysis) STA application and sign-off STA tool are two separate tools that were investigated. These instruments can identify both the beneficial and adverse worst-slack end indications, correspondingly. Therefore, it is necessary to perform the design flow analysis to prevent miscorrelation. Focusing on minimizing the worst aspects of the design flow for a certain (P&R) tool (Figure 4) could lead to a miscorrelation with the signoff tool. This results in needless protective coverings, sizing, or voltage-temperature switching processes that add to the expense of the design timeline, area, and power [11]. Since the approximate moment of the closure of the flow of design accounts for 60% of the entire design time, miscorrelation with regard to time can be highly damaging. In addition to shielding the design flow from harm, these protective bands aid in striking a balance amongst rapidity and strength.




Figure 4. Flow Chart for machine learning of STA tool miscorrelation [3].

ML'S PLACEMENT IN DATA PATHS

The subsequent novel approach to automatic data path extraction was proposed by S. Ward et al. [12]. evaluates the various data pathways and then gives them rankings in order to maximize it. The data is generally driven or placed using this technique of optimization in conjunction with the revised placement procedure shown in Figure 5 [12]. To judge and differentiate the data routes, SVM and ANN algorithms are combined during the initial training phase. Once both approaches are used together, this results in an effective model that is handled as a small representation during the modeling process. An error tolerance has been adjusted in the SVM model from the collection of data that operates routes. However, ANNs generate choices based on trained samples, just like an individual's neural network does. The primary goal is accuracy of evaluation, regardless of the data path or non-data path. Both SVM and ANN are capable of achieving this. It is now possible to better identify the data path pattern from an unknown pattern by using data learning models during the course of training. In order to determine if an identified pattern is a transmission path or not, specific threshold levels are set during SVM and Svm evaluation [13].




Figure 5. Data path placement [2], (a) Logic circuit, (b) Pade: total StWL: 524, (c) FastPlace 3: Total StWL: 612.

ML'S ROLE CIRCUIT-SIMULATION

An essential component of modeling IC devices is simulation. Due to growing process and environmental variables, performance evaluation of proposed circuits through simulations is becoming increasingly difficult in the nanoscale regime. IC yield can be increased by identifying practical nor electrical performance variances early in the development process, subject to the capacity of the simulation tools. Through the integration of AI/ML algorithms' automatic process of learning with E-CAD tools, it is possible to improve chip functionality and speed of turnaround while requiring less design work. In order to characterize leakage strength, total power, dynamic power, propagation delay, and IR-drop estimate, researchers have presented surrogate techniques that span from semiconductor models at the stack stage to subsystem level. Various AI/ML algorithms, such as response surface estimation (RSM), ensemble approaches, Bayes theorem of, ANNs, linear regression (LR), polynomial regression (PR), and SVM, have been researched investigated for circuit simulation at different conceptualization levels.

ML'S CONTRIBUTION TO ROUTABILITY PREDICTION

The first systematic investigation on rout ability prediction using a neural network consisting of convolutions is based on the work [9]. That is undoubtedly a potential path, even though it hasn't been thoroughly researched before. When considering macros, the Route Net methodology can accurately predict overall routability (see Figure 6) in cases of Design Rule Violation count. When compared to global routing techniques, Route Net maintains similar precision, however it is frequently orders of magnitude faster when the preparation period is taken into account. To the best of our knowledge, this is the one predictor of predictability that combines both high velocity & accuracy. When forecasting DRC hotspot sites, taking themes into account results in a significant fifty percent prediction boost over global routing information. Additionally, Follow Net works remarkably better in forecasting than both SVM and statistical regression-centered algorithms [14].




Figure 6. General Physical design flow.

ML'S PLACE IN TESTING

The manner of finding potential flaws in an IC following chip manufacture is known as VLSI testing. In the VLSI design flow, it is the most important step. The cost of the finished product decreases with the early detection of defects. According to the Rule of 10, when an IC design pipeline advances from one stage to the next, the cost of defect detection rises by an order of 10. Any business must increase yield because sending faulty products can ruin a company's reputation. VLSI testing takes up over 70% of the time and resources involved in developing designs. Various testing approaches are used at numerous points of the creation cycle. Technical confirmation testing, acceptability testing, production testing, transistor levels testing, packaging level testing, and so forth are generally distinct testing categories. We illustrate the key testing domains where AI and ML have made a substantial impact.

Utilizing AI in the VLSI Development Process

Investigation of Design

Genetic algorithms and evolutionary learning are two artificial intelligence strategies that can be utilized for enhancing numerous facets of the design of VLSI systems. Furthermore, AI aids in determining critical paths and how to accomplish less power consumption in VLSI. Techniques, like frequency scaling and dynamic voltage, can be improved with AI.

Test Pattern Generation Automatically (ATPG)

It is an EDA approach for determining a test sequences or input. ATPG verifies both the proper and flawed device behavior brought on by flaws. Semiconductor materials are tested using the resulting patterns. But there are questions about ATPG's efficacy. Advanced test scenario design during design validation can be automated with AI. RTL Design Optimization (RTL) AI can automate operations, such as data path optimization, and resource allocation. Hence, helps optimize RTL. ML algorithms can comprehend the design specification, performance goals, etc.

Physical Design Enhancement

AI can help improve physical design operations, such as routing, placement, and floor planning. Moreover, ML algorithms can optimize chip layout, enhance timing closure, and minimize wavelength. There are other design challenges, like signal integrity analysis and clock tree synthesis, where AI can assist. For instance, the AI algorithm considers the factors skew, and power consumption for clock tree structures.

Quick Design Research and Creativity

The abstractions brought forth by AI-driven behaviors composition tools enable designers to work at a more abstract level, concentrating on utility opposed to minute details. This shift in perspective enables faster design exploration and innovation. Machine learning models can learn from existing designs and propose high-level structures that match desired functionalities. This streamlines the design process and facilitates the exploration of diverse design alternatives, leading to more creative and efficient solutions.

Predictive Modeling and Fault Tolerance

AI plays a crucial role in predictive modeling for VLSI designs. Predictive models, often based on neural networks, can estimate the performance of a design before it is physically implemented. This feature lessens the need for expensive transforms by assisting authors in seeing possible problems early in the creative process. Moreover, AI contributes to fault tolerance in VLSI designs. By analyzing historical data on failures and learning from them, AI algorithms can suggest design modifications or redundancies to enhance integrated circuits' robustness against various faults.

Analog and Digital Circuit Development: AI is helpful in analog and digital VLSI circuit design. In digital circuit design, AI can aid in logic synthesis and analog circuit design, AI can help in sizing transistors.

CONCLUSION

In digital circuit design, AI can aid in logic synthesis and analog circuit design, AI can help in sizing transistors. In this work, we have illustrated the application of artificial intelligence to several facets of VLSI logical and physical design, including manufacturing, mask creation, transition and connection delay, power analysis, testing, and CAD tools. nevertheless AI has many applications in the development of VLSI phases.

Furthermore, the application of AI methods to VLSI backend configuration is still in its early stages. For instance, pixel-by-pixel expectation is necessary in the SRAF generation, and only direct models are used, which limits the usage of more complex models due to their high computational cost. In essence, OPC merely makes sense to accept direct representations as well. These kinds of improvement concerns essentially require the creation of a new cover image using an established structure. In digital circuit design, AI can aid in logic synthesis and analog circuit design, AI can help in sizing transistors. It is worthwhile to look into the applicability of generative learning techniques. It is still necessary to manually identify important highlights for organizing and directing purposes. It is also unclear whether a general representation of format data is available or whether programmed include options can be developed. Additionally, it is typically difficult and expensive to obtain enough information in VLSI plan for creating strong and accurate models, in contrast to domains with extensive research on AI, such as picture recognition, where a large amount of data has been accessible. In light of this, developing methods to enhance display accuracy while reducing the need for massive amounts of data is essential if AI is to be widely accepted. These issues are still to be investigated in future years.

REFERENCES

1. Burges, Christopher JC. 1998 "A tutorial on support vector machines for pattern recognition." *Data mining and knowledge discovery* 2, no. 2 121–167.
2. Lin, Yibo, and David Z. Pan. 2019 "Machine learning in physical verification, mask synthesis, and physical design." In *Machine Learning in VLSI Computer-Aided Design*, pp. 95–115. Springer, Cham
3. Kahng, Andrew B. 2018 "Machine learning applications in physical design: Recent results and directions." In *Proceedings of the 2018 International Symposium on Physical Design*, pp. 68–73.
4. Bansal, S., and R. Goering. 2012 "Making 20nm Design Challenges Manageable." [http://www.chipdesignmag.com/pdfs/chip design special DAC.pdf](http://www.chipdesignmag.com/pdfs/chip%20design%20special%20DAC.pdf)

5. Chan, Tuck-Boon, Andrew B. Kahng, Jijia Li, and Siddhartha Nath. 2013 "Optimization of overdrive signoff." In 18th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 344–349. IEEE.
6. R.Goering,2013"“What’sNeededto“Fix”TimingSignoff?””,DACPanel.
7. Kahng,AndrewB.2018"Newdirectionsforlearning-basedICdesigntoolsandmethodologies."In 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 405–410. IEEE.
8. Yang, Jianlei, Liwei Ma, Kang Zhao, Yici Cai, and Tin-Fook Ngai. 2015 "Early stage real-time SoC power estimation using RTL instrumentation." In The 20th Asia and South Pacific Design Automation Conference, pp. 779–784. IEEE.
9. Xie, Zhiyao, Yu-Hung Huang, Guan-Qi Fang, Haoxing Ren, Shao-Yun Fang, Yiran Chen, and Jiang Hu.2018 "RouteNet:Routabilitypredictionformixed-sizedesignsusingconvolutionalneuralnetwork." InIEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1–8.
10. Kahng, Andrew B., Mulong Luo, and Siddhartha Nath. 2015 "SI for free: machine learning of interconnect coupling delay and transition effects." InACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP), pp. 1–8.
11. Fagot, Christophe, Patrick Girard, and Christian Landrault. 1997 "On using machine learning for logic BIST." In Proceedings International Test Conference , pp. 338–346.
12. Ward, Samuel, Duo Ding, and David Z. Pan.2012 "PADE: A high-performance placer with automatic data path extraction and evaluation through high-dimensional data learning." In DAC DesignAutomation Conference , pp. 756–761. IEEE.
13. Yu, Bei, David Z. Pan, Tetsuaki Matsunawa, and Xuan Zeng.2015 "Machine learning and pattern matching in physical design." In The 20th Asia and South Pacific Design Automation Conference, pp. 286–293. IEEE.
14. Agrawal, V. D., C. R. Kime, and K. Saluja. "KA tutorial on built-in self-test, part 1: Principles." Design & Test of Computers, IEEE 10, no. 1 (1993): 73–82.