

A Study on Polymer-Based FinFET Applications and Logic Circuit Implementation with FinFET

Saptarshi Chakraborty¹, Arpita Ghosh^{2,*}

Abstract

Nano devices play a crucial role in the semiconductor industry and can work as the solution for problems like scaling of MOSFET. The FinFET can serve as the substitute of bulk CMOS in nanoscale. It mainly consists of two gate terminals which can be either shorted or kept independent. The shorted gate (SG-FinFET) configuration provides higher I_{on} and I_{off} whereas the Independent Gate (IG-FinFET) configuration reduces the transistor count and also reduces the leakage current. Unique FinFET can be developed by proper choice of its parameters (number of fins, dimensions etc.), materials (for gate, substrate). Flexible electronics moreover has some other requirements that can be fulfilled by the polymer-based FinFET. Polymer can be used in FinFET design in two ways- as substrate and as gate material. This work elaborates the different polymer-based FinFET and their applications based on their characteristics. This paper also includes various FinFET (SG-FinFET and IG-FinFET) based basic logic circuit design such as NAND, NOR, 2:1 MUX, decoder, simple Boolean simulated in LTSpice.

Keywords: FinFET, MOSFET, flexible electronics, polymer, substrate, logic circuit, nanodevice, scaling

INTRODUCTION

In standard MOSFET transistor the problem of scaling [1-3], is increasing on a daily basis. The MOSFET performance gets effected by the severely due to the scaling down of the channel length in nanometer domain. To amend such problems nanodevice can be a good option. For that reason, the demand of such nanodevices has become much higher. There are several such nanodevices such as FinFETs [4-17], high electron mobility transistors [18-20], hetero bipolar transistors [21-23], resonant tunneling diodes [24-26], Single Electron Transistors [27-29] etc. Among these FinFETs are great replacements for bulk MOSFET in the nanoscale domain and it can be designed and fabricated at nanolevel. In 2001 the term FinFET i.e. Fin Field Effect Transistor was coined by University of California from the group of scientists, Tsu-Jae King-lui, Chenning Hu and Jeffrey Bokor for presenting

*Author for Correspondence

Arpita Ghosh

¹Student, Department of Electronics and Communication Engineering, RCC Institute of Information Technology, Kolkata, India

²Assistant Professor, Department of Electronics and Communication Engineering, RCC Institute of Information Technology, Kolkata, India

Received Date: August 15, 2024

Accepted Date: October 05, 2024

Published Date: November 08, 2024

Citation: Saptarshi Chakraborty, Arpita Ghosh. A Study on Polymer-Based FinFET Applications and Logic Circuit Implementation with FinFET. Journal of Polymer & Composites. 2025; 13(Special Issue 1): S312-S340p.

a non-planar, double-gate transistor designed on an SOI substrate. The channel of FinFET from source to drain is the main difference between FinFET and MOSFET. The channel width determines the drive strength of planar MOSFET but in FinFET channel width can be increased by incorporating more number of Fins. Due to fast switching, higher drive current is observed in FinFET which is greater than MOSFET. The leakage current is a normal phenomenon in switching device due to leakage voltage. As FinFET's leakage current is low so its power consumption cannot be more than MOSFET. The gate length of the FinFET has a notable impact on lowering leakage current which causes leakage power. The gate length is reasonably longer

because it is covered by drain to source channel, so now when the gate is non-energized there will be no leakage current. FinFETs can be used as a substitute of the MOSFET in different analog and digital circuit applications, switching device in mechatronics [30], RF applications [31], memory design[32-36] etc. Different analogue[37] and digital logic circuit implementation using FinFET[38-41] is reported. Moreover, to fulfil the demand of flexible electronics different polymer materials are used as the substrate material. But the graphene due to its 0 bandgap and semi-metallic characteristic restricts the clear cut on/off operation. It makes them useful for the analogue RF applications. This present study includes such two-stage FinFET based OpAmp design for RF applications. Again polymer-gate based FinFET are used as multiple gas sensors. The study includes these applications of polymer-based FinFETs. Here in this study some of the logic circuit implementation with SG-FinFET as well as IG-FinFET is presented along with the simulated waveforms.

LITERATURE SURVEY

In 1989 the FinFET transistor was introduced as "Depleted Lean-channel Transistor" or "DELTA"[42] transistor. Hisamoto, T. Kaga, Y. Kawamoto and E. Takeda first fabricated Fin-FET in Japan by Hitachi Central Research Laboratory. Sai et.al[39] in their work used 22nm technology for FinFET BSIM-CMG models and simulated using in Cadence Virtuoso tool. The simulated circuit performances were compared with 45nm based circuits in terms of their power dissipation and delay. The observation was the reduced power consumption in case of 22nm FinFET based circuit rather than the 45nm CMOS technology. Kajal and Kumar[43] in their work presented different FinFET circuits such as inverter, OAI, AOI and simulated with cadence virtuoso tool containing ASAP7 PDK and PTM models. Different leakage reducing techniques such as ONOFIC (ON/OFF logic IC), LCNT(Leakage Control NMOS Transistor) and LECTOR have been used in their work. In 2020 Madhavi and Tripathi[44] reviewed FinFET based on different materials such as dual KK-structure, InGaAs-on-Insulator, double Gate based n-FinFET using hafnium oxide, SOI-FinFETs, MuGFET (Multi gate), deeply Scaled CMOS, FinFET, selective epitaxial Si Growth in FinFET and Atomic Layer Deposition (ALD). For better control in channel carrier transport multi-independent gate controlled FinFET technology is used if critical dimensions are scaled down to nano meter scale. Compared to traditional FinFET, this multi independent gate can provide a variety of different mode to meet different needs of high speed, lower power, and other potential applications. To avoid barriers like sub-threshold leakage, short channel effects researchers has come with a new nano device transistor known as FinFET. Sevilla et. al.[45][46] in 2014 proposed a three dimensional non-planar-FinFET. It was based on SOP(Silicon on polymer) in sub 20nm range for the computational purpose inspired by brain structure. Suman et. al. in 2022[47] proposed 2-stage OP-Amp with polymer-based FinFET (trigate) in Nanoscale. Mehrdad and Ahangari in 2022 [48] proposed CPG(conducting-polymer-gate) FinFET based multiple gas (Methanol, Iso-Propanol, Chloroform) sensor.

Further subsequent headings

Should me made runon with the text separated by a column.

BASIC STRUCTURE OF FINFET

The basic structure [49-51] of a single FinFET device is very similar to FET(Field Effect Transistor). In FET device the structure the gate is above the channel whereas flow of leakage current flows from source to drain even if the gate is off. In FinFET it consist of one source, one drain and a gate attached to it shown in Figure 1-2. This gate which is attached to the drain controls the flow of current. FinFET consists of Fin. Fin is the channel between source and drain. It is like a three dimensional bar on the top of the silicon substrate.

Around the channel gate electrode is wrapped because of that it is observed that there are several gate electrode around the FinFET. These gate electrodes are capable of reducing leakage effects and enhanced drive current.

Mainly there are two types of FinFET Shorted-Gate(SG)[52] FinFET and Independent Gate(IG)[53-54] FinFET. FinFET having short-circuited front and back gates with one terminal is known as shorted

gate FinFET (with three terminals -Source, drain, gate) shown in figure 3 (a) and (b). In this gate threshold voltage cannot be controlled externally. Independent Gate (four terminal) is frequently used in circuit designing technology because it has two separate gates. Each gate can be made function independently.




Figure 1. Basic Structure of FinFET




Figure 2. Basic Structure of MOSFET.




Figure 3. Structure of (a)Shorted Gate(SG) FinFET,(b)Independent gate (IG) FinFET***Polymer-based FinFET structures and applications***

In two ways polymer is used for FinFET design. First as a substrate material through which FinFET can get the flexibility and second one as the gate material. Polymer substrate based FinFET makes it suitable for mainly the analogue application as it lacks of clearly identifiable on/off switching characteristics. In case of the conducting gate material polymer FinFET can be operated as a sensing device for multiple gases.

Though most of the electronics are Silicon based but for the wearable, computational and implantable electronics it's brittleness and low flexibility becomes the main drawback. On the other hand the polymer based electronics used for display and sensors suffer from thermal instability and inherent low carrier mobility. Sevilla et. al.[45] in their work demonstrated a flexible nano-dimensional polymer substrate based FinFET for which the electrical characterization was compared with the conventional rigid-FinFET (bulk-SOI substrate based traditional FinFET). They observed no performance degradation for the polymer based FinFET for different up and down direction bending radius compared to the rigid one. They used back etch method instead of back grinding method to achieve flexible (bending radius=0.5mm) through substrate thinning process. Sevilla et. al.[46] reported a flexible FinFET three-dimensional non-planar FinFET based SOP(silicon-on-polymer) in sub 20nm range for the computational purpose inspired by brain like structure. They proposed low-cost compact design of brain-structure for computation with plastic/polymer substrate and organic materials for fabricating different sensors, display supporting flexible electronics. The existing flexible displays suffer from thermal instability. Whereas these can be overcome with SWCNT(single-walled carbon nanotubes) and grapheme with atomic crystal structure. But integration of SWCNT is not feasible with silicon semiconductor processing. On the other hand grapheme due to its zero band-gap semi-metallic characteristics is not suitable for digital application as on/off is not clearly distinguishable. Only applicable for RF applications. J.A. Roger et. al[55] proposed combination of electrical and mechanical property of Silicon with polymer-substrate flexibility. They proposed FinFET high k/metal gate stacks (Figure4)

Suman et. al.[47] in their work proposed a polymer-based trigate FinFET where Electron integration (EI) related to underlap FinFET is also another important factor as it makes the FinFET less immune to parametric fluctuations and variability of device. They demonstrated a Common source polymer based amplifier design in 2 stage OP-Amp shown in figure 5(a) below. For designing a simple, low-cost 3D FinFET model by solving 3 dimensional poisson equation a combination of polymer is chosen as substrate and organic material. Trigate nanosize FinFET with polymer substrate was reported for OpAmp circuit design. Their design consisted of a differential amplifier, CS amplifier, compensation and biasing circuit shown in figure 5 (b). Here the polymer is mainly used as the substrate material for the FinFET.






Figure 4. Structure of FinFET with polyimide substrate Ref [46].



(a)



(b)

Figure5. Two Stage (a)Differential amplifier design (b) OpAmp Design with FinFET Ref [47].




Figure 6. 3D view of multiple gas sensor with CPG FinFET from ref [47].

Mehrdad and Ahangari [48]. proposed a 3D structure of low-power conducting-gate-polymer(CPG) based multiple gas(Methanol,Iso-Propanol ,Chloroform) sensor using junctionless FinFET shown in Figure 6. The sensitivity and responsivity of the sensor is measured with the variation in off current and threshold voltage after and before gas absorption. For this a conducting (poly(p-phenylene)) polymer gate based FinFET gas sensor where gate material work function modulation upon gas absorption is the main concept . The gate wrapped around the channel gives high surface area for gas absorption. The device performance was assessed with the drift-diffusion model, band-gap narrowing model, mobility model and quantum confinement model. The main requirement for this proposed structure is the higher channel doping for efficient operation. The doping density in off-state current is dominant in comparison with gate work function which can reduce responsivity of sensor. Another important concern is the temperature variation.

LOGIC GATE IMPLEMENTATIONS WITH FINFET

A single FinFET structure can be designed by connecting to CMOS adjacently. NOT gate is designed by connecting two CMOS adjacently that make a pull up network(PUN) and another set of CMOS makes the pull down network(PDN). These two set of CMOS structures i.e two FinFET are connected in series which makes a NOT gate. The PUN is connected to the Vdd which is 1.2v and PDN is connected to the ground. The out Y is coming out from the center in between the PUN and PDN. The length and breadth of the both PMOS and NMOS is 130nm. Here the initial voltage (V initial) [v]=0,input voltage which is Vhigh(Von[v])=1.2v,time delay[Tdelay(S)]=0s, Rising Time(Trise)=500p;Time delay(Tdelay(s))=0s,Rising Time(Trise)=500p;Falling Time(Tfall)=500p,Ton=10n,Tperiod[time period]=20n. Transiesnt time=100n. Lib function command .include ibm130.lib is used to design the circuit using the specified technology. Input A is connected to gate. The output Y is connected to the junction of PUN and PDN.

Basic Logic Gate Implementation Using Finfet

NOT gate implementation

The NOT gate or inverter is a very important part of any digital logic circuit. Here the NOT gate is implemented using FinFET technology. The input is denoted with a and the output with y. The input and the output are complementary in nature. For simulation purpose LTspice[56] platform version XVII has been used. The implemented circuit is shown in Figure 7. pFinFET is implemented by connecting two pMOS parallelly and in the same way the nFinFET is implemented by connecting the two nMOS

in parallel fashion. The drain terminals and the source terminals of the two MOSFETs (for pFinFET 2 pMOS and for nFinFET 2 nMOS) are shorted and same input is applied to the gate terminals. Here two parallel connected pMOS (M1, M2) are used to form the pFinFET and two nMOS (M3, M4) are connected in parallel to form the nFinFET. For, $a=0$ M1 and M2 are on due to which the output is pulled up to 1. For $a=1$, due to the functioning of the pull down network the output is dragged down to 0. Two voltage sources are used here V1 and V2. V1 for DC power supply voltage which is 1.2V and V2 is the input (a) pulse waveform with logic 1 (1.2V) and logic 0 (0V). The model file used for the MOSFETs is "ibm130.lib". The transient analysis for duration 100nS has been carried out in the LTSpice XVII.

The functioning of the circuit can be justified with the circuit simulation results shown in the Fig. 8., that supports the truth table (Table 1). Fig 8(a), (b) represents the simulated waveform of input, output of the FinFET based NOT gate respectively with Logic 1 at 1.2V, Logic 0 at 0V and frequency 50MHz. The power consumption and delay of this inverter is 10.7699nW and 20.01ns respectively.

NAND gate implementation with FinFET

As per the truth table of two input NAND gate the only possibility of output y_{NAND} being high is when both the inputs (a and b) are high. The implementation of the same with SG-FinFET and IG-FinFET is elaborated.

a. Two input NAND SG/IG FinFET

The circuit implementation with SG FinFET is shown in figure 9(a). Here total 4 numbers of pMOS as well as nMOS are required to form the PUN and PDN. pFinFET1, pFinFET2 are comprised of M1, M2 and M3, M4 respectively. Similarly nFinFET1, nFinFET2 is comprised of M5, M6 and M7, M8 respectively. In this IG-FinFET based design (shown in Figure 9(b)) pFinFET is comprised of M1, M2. The nFinFET1, nFinFET2 is comprised of M3, M4 and M5, M6 respectively.




Figure 7. Circuit diagram of FinFET based NOT gate.







Figure 8. (a)Input a,(b) Output y of FinFET based NOT Gate.





(b) Figure 9. 2 input NAND Gate (a)SG-FinFET based (b)IG-FinFET based.



(a)




Figure 10. (a) Simulated waveform of a(input) ,(b) b (input) (c) y (output) of SG-FinFET based 2input NAND Gate.

Three voltage sources V1,V2,V3 are used among which V1 is 1.2V DC power supply, V2 and V3 are pulse waveforms for input a,b respectively. For Input a frequency is 50MHz and for b the frequency is kept at 25MHz. The input output waveforms in support of the proper functioning is shown in figure 10 (a),(b) and (c) respectively. The logical output satisfies the truth table shown in Table 2.

b. B.3 I/P NAND GATE SG/IG FinFET

In a similar way the three input SG and IG FinFET based NAND gate is implemented and simulated.

In SG-FinFET based design pull-up network(PUN) is designed with 3 pFinFET (3 pair of MOS M1,M2;M3,M4;and M5,M6).The pull-down network(PDN) is formed with 3 nFinFET (3 pair of nMOS M7, M8; M9, M10; M11, M12), Four voltage sources are used V1 for 1.2 V dc power supply and rest are for input a,b,c(Figure 11(a)). The IG-FinFET based circuit design is depicted in Figure 11(b), where PUN is formed with M1,M2,M3 and PDN is formed with M4,M5;M6,M7;M8,M9. The simulated waveforms in support of logical functioning is shown in Figure 12(a),(b),(c) and (d). Frequency of the input a,b,c is 50MHz,25MHz,16.67MHz respectively.






Figure 11. 3 input NAND Gate (a)SG-FinFET based (b) IG-FinFET based.

NOR GATE Implementation

A.2 input NOR with SG-FinFET

Figure 13(a) and (b) shows the SG-FinFET and IG-FinFET based two input NOR gate implementation. A ,B and Y are the inputs and the output waveforms respectively(depicted in figure 14(a),(b),(c)) maintaining the proper logical relation as per their truth table (where y_NOR is only high when both inputs(a and b) are low).






(d) **Figure12.** Simulated waveform of (a) a (input) (b) b (input), (c) c (input) , (d) y (output) of SG-FinFET based 3 input NAND Gate.

INPUT NOR WITH SG-FINFET

The circuit implementation of SG and IG FinFET based three input NOR gate is depicted in Figure 15(a) and (b) respectively. Simulated output of the both is shown in Figure 16 with proper logic functioning as per their logical relation (output Z is high only all the inputs are low).



(a)





Figure 13. Two input NOR design with FinFET(a)SG-based (b)IG-based circuit.






Figure 14. Simulated waveform for (a) a (input), (b) b (input), (c) y (output) of SG/IG-FinFET based 2 input NOR Gate.

FUNCTION IMPLEMENTATION WITH FINFET

The following function shown in equation (1) is implemented using FinFET where A, B, C, D, E are the input and F is the output.

$$F = AB' + C(D+E') \quad (1)$$

The SG and IG based FinFET circuit implementation is presented in Figure 17 (a) and (b) respectively. The simulated input (A, B, C, D, E) and output (Y) waveform is shown in Figure 18 (a), (b), (c), (d), (e), (f) respectively.

The truth Table for the function F is given below in Table 1.

Table1. Truth Table for function F.

A	B	C	D	E	$AB'+C(D+E')$
0	0	0	0	0	0
0	0	0	0	1	0
0	0	0	1	0	0
0	0	0	1	1	0
0	0	1	0	0	0
0	0	1	0	1	1
0	0	1	1	0	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	0	1	0
0	1	0	1	0	0
0	1	0	1	1	0
0	1	1	0	0	1
0	1	1	0	1	0
0	1	1	1	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	0	0	1	1
1	0	0	1	0	1
1	0	0	1	1	1
1	0	1	0	0	1
1	0	1	0	1	1
1	0	1	1	0	1
1	0	1	1	1	1
1	1	0	0	0	0
1	1	0	0	1	0
1	1	0	1	0	0
1	1	0	1	1	0
1	1	1	0	0	1
1	1	1	0	1	1
1	1	1	1	0	1
1	1	1	1	1	1

Figure 19 on the other hand shows the implementation of the same circuit with CMOS. The simulated output waveform of the same is depicted in Figure 20 in support.

MUX USING FinFET

The 2:1 MUX is also implemented with the SG and IG FinFET. The expression of the 2:1 MUX is given below in equation (2), where S is the select lineD0,D1 are the inputs and Y is the output.

$$Y=S'D0+SD1 \quad (2)$$


The truth table of the same is shown in the Table 2. The circuit implementation in LTSpice environment of the same is depicted in Figure 21 along with the simulated input output relationship (presented in the Table 3) in Figure 22.

DECODER USING FinFET


In a similar way the 2:4 decoder circuit with SG and IG FinFET is depicted in Figure 23 (a) and (b) respectively. The simulated waveforms in support of the truth Table 3 of the same circuit is presented in Figure 24.

Table2. Truth Table for 2:1 MUX.

S	D1	D0	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



(a)



(b)
Figure 15. Three input NOR Gate design with (a)SG-FinFET (b)IG-FinFET.






Figure 16. SG/IG-FinFET based 3 input NOR Gate Input output waveforms.

Table 3. Truth Table for 2:4 Decoder.


Input		Output			
A	B	Q0	Q1	Q2	Q3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1






(a)



(b)
Figure 17. Function($AB'+C(D+E')$) implementation with (a)SG-FinFET,(b)IG-FinFET.



(a)



(d)




Figure 18. (a) Input A, (b) Input B, (c) Input C, (d) Input D (e) Input E (f) Output Y of SG/IG-FinFET based implementation of function F Gate.




Figure 19. CMOS based implementation of Function F.




Figure 20. Output Y waveform of the CMOS based implementation of function F.




Figure 21. SG-FinFET based 2:1 MUX implementation.





Figure 22. Input(S, D0, D1) and Output Y waveforms of the SG/IG FinFET based 2:1 MUX






Figure 23. 2:4 Decoder implementation using (a)SG-FinFET and(b) IG-FinFET.




Figure 24. Input (A,B) and output (Q0,Q1,Q2,Q3) waveforms of SG/IG FinFET based 2:4 decoder

CONCLUSIONS

The paper demonstrates detailed study of the polymer-based FinFET circuit for different applications. It mainly supports the requirements of flexible electronics when polymer is mainly used as the substrate material for the FinFET. Moreover polymer gate based FinFET can serve as multiple gas sensor. The work also encompasses different logic circuits using the SG-FinFET and IG-FinFET structure in the

LTSpice environment. The structural differences of the Shorted gate and Isolated Gate are studied and different circuits are being implemented such as NOT gate, 2 input NAND gate, 2 input NOR, 3 input NOR, 2:4 Decoder, 2:1 MUX, function implementation. All the simulated results are verified with the expected logical outputs in support. It has been observed that the IG based implementation of the same circuits reduces the number of transistors than that of the SG- based FinFET. Along with the reduced number the power consumption of the IG-FinFET circuits is also reduced.

REFERENCES

1. Frank DJ, Dennard RH, Nowak E, Solomon PM, Taur Y, Wong HSP "Device scaling limits of Si MOSFETs and their application dependencies", 2001. Proc IEEE 89(3):259–287.
2. Ratnesh, R.K. & Goel, Amisha & Kaushik, G & Garg, Hardik & Chandan, & Singh, Mandeep & Prasad, Binod. (2021). Advancement and challenges in MOSFET scaling. Materials Science in Semiconductor Processing. 134. 106002. 10.1016/j.mssp.2021.106002.
3. Kumar, T. & Rao, Y.. (2016). Mosfet scaling and its effects. International Journal of Pharmacy and Technology. 8. 20161-20166.
4. HaojiWan ,Xianyun Liu , Xin Su, Xincheng Ren, Shengting Luo and Qi Zhou,' Characteristics of a Novel FinFET with Multi-Enhanced Operation Gates (MEOG FinFET)' Appl. Sci. 2022, 12, 11279. <https://doi.org/10.3390/app122111279>.
5. D.Hisamoto, W.C.Lee,J.Bokor et al, "FinFET- A self aligned double gate MOSFET scalable up to 20nm"-IEEE Trans. Electronic. Devices, Vol 42, No 12, Pg 2320-2325, December 2000.
6. Ravi Shankar Pal, Savitash Sharma and S.Dasgupta, 'Recent Trend of FinFET Devices and its challenges: A review', (2017), IEEE conference on Emerging Devices and smart systems (ICEDSS 2017)
7. Shekhar Verma, Sumanlata Tripathi, Mohinder Bassi, 'Performance Analysis of FINFET device using Qualitative Approach for low-Power applications', (2019) Devices for integrated Circuit (Devic), 23-24 March, 2019, Kalyani, India.
8. Himani Singh Rana, Himanshu Sirohia, 'FINFET TECHNOLOGY AN IMPROVEMENT IN VLSI TECHNOLOGY' Journal of current Science vol 20, special issue 02, February 2019 "13th Conference" (ICOSD)
9. Mayank Shrivastava, Maryam Shojaei, Dinesh Kumar Sharma, V. Ramgopal Rao, 'A Novel Bottom Spacer FinFET Structure for improved Short-Channel, Power-Delay, and Thermal Performance', IEEE TRANSACTIONS ON ELECTRON DEVICES VOL. 57, NO. 6 JUNE 2010
10. Rajashree Das, Rupam Goswami and Srimanta Baishya "Tri-gate Heterojunction SOI e-FinFETs." Superlattices and Microstructure (2016), vol 19, no. 03, pages 51-61 Mar 2016
11. Brad D. Gaynor and Soha Hassoun, "Fin Shape Impact on FinFET Leakage With Application to Multithreshold and Ultralow-Leakage FinFET Design." IEEE Transactions On Electron Device, vol. 61, no. 8 pages 2738-2745 Aug 2014.
12. A. M. Bughio, S. Donati Guerrieri, and G. Ghione, "Multi-gate FinFET Mixer Variability assessment through physics-based simulation." IEEE Electron Device Letters vol. 38, no. 8 pages-1004-1007 Aug 2017.
13. Yao-jen lee, guang-li lu, fu-juhou, min-chengchen, chih-chao yang, chang-hongshen, wen-fa wu, jia-min shieh, and wen-kuan yeh, "GeGAA FETs and TMD FinFETs for the Applications Beyond Si—A Review." vol. 4 no. 5 pages 286-294 Sept 2016.
14. Xin Sun, V. Moroz, N. Damrongplasit, Changhwan Shin, and Tsu-Jae King Liu. Variation study of the planar ground-plane bulk mosfet, soi FinFET and trigate bulk mosfet designs. IEEE Transactions on Electron Devices, 58(10):3294–3299, October 2011.
15. Brian Swahn and Soha Hassoun. Gate sizing: FinFETs vs 32nm bulk mosfets. In ACM/IEEE Design Automation Conference (DAC), pages 528–531, 2006.
16. M.J.H. van Dal, N. Collaert, G. Doombos, G. Vellianitis, G. Curatola, B.J. Pawlak, R. Duffy, C. Jonville, B. Degroote, E. Altamirano, E. Kunnen, M. Demand, S. Beckx, T. Vandeweyer, C. Delvaux, F. Leys, A. Hikavy, R. Rooyackers, M. Kaiser, R.G.R. Weemaes, S. Biesemans, M. Jurczak, K. Anil, L. Witters, and R.J.P. Lander. Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithography. In IEEE Symposium on VLSI Technology, pages 110–111, June 2007.

17. Ankit Gaurav, Sandeep S. Gill, Navneet Kaur, MunishRattan."Density gradient quantum corrections based performanceoptimization of triangular TG bulk FinFETs using ANN and GA",2016 20th International Symposium onVLSI Design and Test(VDAT), 2016
18. Jatal, Wael & Baumann, Uwe & Jacobs, Heiko &Schwierz, Frank &Pezoldt, Joerg. (2016). Tri-Gate Al_{0.2}Ga_{0.8}N/AlN/GaN HEMTs on SiC/Si-Substrates. Materials Science Forum. 858. 1174-1177. 10.4028/www.scientific.net/MSF.858.1174.
19. Palankovski, V., Quay, R. (2004). High Electron Mobility Transistors. In: Analysis and Simulation of Heterostructure Devices. Computational Microelectronics. Springer, Vienna. https://doi.org/10.1007/978-3-7091-0560-3_6.
20. M. N. A. Aadit, S. G. Kirtania, F. Afrin, Md. K. Alam, and Q. D. M. Khosru, 'High Electron Mobility Transistors: Performance Analysis, Research Trend and Applications', Different Types of Field-Effect Transistors - Theory and Applications. InTech, Jun. 07, 2017. doi: 10.5772/67796.
21. Ünlü, Hilmi. (2004). Modeling and Simulation of Heterojunction Bipolar Transistors. 10.1007/978-3-662-09432-7_5.
22. Sang-Hoon, Kim & Seung-Yun, Lee & Chan-Woo, Park & Jin-Young, Kang. (2005). Degradation of the SiGe hetero-junction bipolar transistor in SiGeBiCMOS process. Journal of the Korean Vacuum Society. 14.
23. Kim, Jonggook&Sadovnikov, Alexei & Menz, Philipp & Babcock, Jeff. (2012). Considerations for forward active mode reliability in an advanced hetero-junction bipolar transistor. Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting. 1-4. 10.1109/BCTM.2012.6352659.
24. Chakrabarty, Chittadeepan. (2021). Study of Resonant Tunneling Diodes.
25. Hu, L.-C & Guo, W.-L & Zhang, Song-li & Liang, H.-L & Yao, S.-Y. (2006). Planar resonant tunneling diodes and their MOBILE. Tianjin DaxueXuebao (Ziran KexueyuGongcheng Jishu Ban)/Journal of Tianjin University Science and Technology. 39. 1360-1363.
26. Sun, Jian & Haddad, George & Mazumder, P. & Schulman, Joel. (1998). Resonant tunneling diodes: Models and properties. Proceedings of the IEEE. 86. 641 - 660. 10.1109/5.663541.
27. A.Ghosh,and S. K. Sarkar, "Performance Investigation of Nanoscale Reversible Logic gates designed with SE-TLG Approach" , International Journal of Electronics,DOI: 10.1080/00207217.2020.1756433.ISSN:13623060, 00207217,2020.
28. A.Ghosh, A.Jain, S. K. Sarkar, "Design and Simulation of Single Electron Threshold Logic Gate based Programmable Logic Array",ProcediaTechnology,Volume 10,2013,Pages 866-874,ISSN 2212-0173,<https://doi.org/10.1016/j.protcy.2013.12.432>.
29. A.Ghosh, Jain, A.,S. Gharami, S.K.Sarkaret al. Small-signal model for the single-electron transistor: part I. J Comput Electron16, 296–306 (2017). <https://doi.org/10.1007/s10825-017-0971-1>.
30. Regeena, Mary. (2015). FinFET based switches and their application in Mechatronics. 10.1109/iNIS.2015.51.
31. SavitestM.Sharma,S.Dasgupta,M.VKartikeyan,FinFET for RF Applications:A Literature Review,IEEE conference on Emerging Devices and smart systems(ICEDSS 2018).
32. Girish H., ShashikumarD.R,'Insights of performance Enhancement Techniques on FinFET-based SRAM Cells.Communication on Applied Electronics(CAE)-ISSN-2594-4714Foundation of computer Science FCS,NewYork,USA Volume 5-NO.6,July 2016
33. Yash Sharma,AnushkaSingh,ArchanaPandey,'Comparative Design and Analysus of FINFET and CMOS SRAM Cell.'(2019) International Conference on singal processing and communication (ICSC)
34. Kapil Jaiswal, Prof. ShivanginiSaxena,'A review on FINFET Based SRAM Design for low Power Application',International Journal of Technology Research and Management ISSN(online):2348-9006 vol4 Issue 5 May 2017.
35. HoomanFarkhani,AliPeiravi and Jens Madsen Kargaar,"Comparative Study of FinFETs versus 22nm Bulk CMOS technologies:SRAM Design Perspective." System-on-Chip Conference (SOCC), 27th IEEE International, vol. 5, no. 10, pages 449-454, Nov 2016

36. M. P. King, X. Wu, M. Eller, S. Samavedam, M. R. Shaneyfelt, A. I. Silva, B. L. Draper, W. C. Rice, T. Meisenheimer, J. A. Felix, K. J. Shetler E. X. Zhang, T. D. Haefner, D. R. Ball, M. L. Alles, J. S. Kauppila, L. W. Massengill, "Analysis of TID Process, Geometry, and Bias Condition Dependence in 14-nm FinFETs and Implications for RF and SRAM Performance." IEEE Transactions on Nuclear Science, vol. 64, no. 1, pages 285-292, Jan 2017.
37. Venkata P. Yanambaka, Saraju P. Mohanty Elias Kougiannos, Dhruva Ghai, and Garima Ghai, "Process Variation Analysis and Optimization of a FinFET based VCO." IEEE Transactions on Semiconductor Manufacturing, vol. 30, no. 2, pages 126-134, Feb 2017.
38. Gu, J. Keane, S. Sapatnekar, and C. Kim. Width quantization aware FinFET circuit design. In IEEE Custom Integrated Circuits Conference (CICC), pages 337–340, September 2006.
39. S. Greeshma Sai, N. Aivelu Manga, P. Chandra Sekhar, 'Design and Simulation of FinFET based digital circuits for low power applications' 2020 IEEE International Students' Conference on Electrical, Electronics and Computer Science (SCEECS), Bhopal, India, 2020, pp. 1-5, doi: 10.1109/SCEECS48394.2020.123.
40. Ramkumar E, Gracin D, Rajkamal P, Bhuvana BP, Kanchana Bhaskaram Vs, Design and analysis of low power and high speed FinFET based hybrid Full Adder/Subtractor Circuit, 2020 IEEE International Symposium on Smart Electronic System
41. B. Ganesh Kumar, Shivakumar V Gaded, Dr. Srividya P, 'Power and Delay Optimization of FinFET based Adiabatic Logic SRAM Cell'
42. D. Hisamoto, T. Kaga, Y. Kawamoto and E. Takeda, "A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET," International Technical Digest on Electron Devices Meeting, Washington, DC, USA, 1989, pp. 833-836, doi: 10.1109/IEDM.1989.74182.
43. Kajal and Sharma Kumar Vijay, NBTI Effect Survey for Low Power Systems in Ultra-Nanoregime, Current Nanoscience 2024; 20 (3) .<https://dx.doi.org/10.2174/0115734137252023230919054547>.
44. K Bindu Madhavi and Suman Lata Tripathi, "Strategic Review on Different Materials for FinFET Structure Performance Optimization", IOP Conference Series: Materials Science and Engineering, Volume 988, International Conference on Recent Developments in Material Science and Applications (ICRDMSA 2020) 25–26 September 2020, Chennai, India Citation K Bindu Madhavi and Suman Lata Tripathi 2020 IOP Conf. Ser.: Mater. Sci. Eng. 988 012054
45. Torres Sevilla, Galo & Fahad, Hossain & Rojas, Jhonathan & Hussain, Aftab & Hussain, Muhammad. (2014). Flexible Nanoscale High-Performance FinFETs. ACS nano. 8. 10.1021/nn5041608.
46. Sevilla, G. A. T., Rojas, J. P., Fahad, H. M., Hussain, A. M., Ghanem, R., Smith, C. E., & Hussain, M. M. (2014). Flexible and transparent silicon-on-polymer based sub-20 nm non-planar 3D FinFET for brain-architecture inspired computation. Advanced Materials, 26(18), 2794-2799.
47. Suman, J. V., Cheepurupalli, K. K., & Allasi, H. L. (2022). Design of Polymer-Based Trigate Nanoscale FinFET for the Implementation of Two-Stage Operational Amplifier. International Journal of Polymer Science, 2022(1), 3963188.
48. Mehrdad, F., & Ahangari, Z. (2022). Design and simulation of a gas sensitive junctionless FinFET based on conducting polymer as the gate material. Physica Scripta, 97(7), 075805.
49. Dančák, C. "The FinFET: A Tutorial" , In: Goodnick, S., Korkin, A., Nemanich, R. (eds) Semiconductor Nanotechnology. Nanostructure Science and Technology. Springer, Cham. ,2018, https://doi.org/10.1007/978-3-319-91896-9_2
50. Rai, P. & Marjorie, Roji & Pavan, N.. (2016). Types of structures and advantages of FinFET. International Journal of Pharmacy and Technology. 8. 20528-20536.
51. Cartier, E. & Greene, Brian & Guo, Dechao & Wang, Gan & Wang, Yanfeng & Wong, Keith. (2015). FinFET structure and method to adjust threshold voltage in a FinFET structure.
52. Arora, Sneha & Dutta, Umesh & Kumar, Vipin. (2015). A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology. 10.13140/RG.2.1.3236.7123.
53. D., Jothi & Krishna, N. (2016). FinFET Based Low Power Content Addressable Memory.
54. Hassanzadeh, Alireza & Hadidi, Sajad. (2021). Systematic approach for IG-FinFET amplifier design using gm/Id method. Analog Integrated Circuits and Signal Processing. 109. 10.1007/s10470-021-01917-9.

-
55. Rogers, J.A.; Bao, Z.; Baldwin, K.; Dodabalapur, A.; Crone, B.; Raju, V.R.; Kuck, V.; Katz, H.; Amundson, K.; Ewing, J.; et al. Paper-like electronic displays: Large-area rubber-stamped plastic sheets of electronics and microencapsulated electrophoretic inks. *Proc. Natl. Acad. Sci. USA* 2001, 98, 4835–4840.
 56. <https://www.analog.com/en/resources/design-tools-and-calculators/ltspice->