Meet B. Sangani1,
Pallavi G. Darji,
- Student,, Dharmsinh Desai University, Nadiad,, Gujarat,, India.
- Associate professor, Dharmsinh Desai University, Nadiad,, Gujarat,, India
Abstract
Exploring the RTL-to-GDS implementation of a high-speed on-chip 32:1 serializer, this study investigates the integration of open-source tools within VLSI design, emphasizing sustainable practices in the semiconductor industry while operating at the nanometer scale. Addressing methodologies for optimizing power consumption and chip area utilization, particularly focusing on efficient use of non-renewable resources, the study is set against the backdrop of advanced 7nm FinFET technology, critical for enabling efficient data transmission in modern System-on-Chip (SoC) architectures. The paper intricately delineates the journey from RTL description to physical layout, harnessing the capabilities of Yosys and Open ROAD, prominent open-source tools, in conjunction with the ASAP7 Process Design Kit (PDK). The design achieves optimization in key performance metrics such as power dissipation and chip area utilization, while achieving a remarkable data transmission rate of 17 Gbps. Through meticulous experimentation and analysis, this implementation not only showcases the effectiveness and adaptability of open-source tools in contemporary semiconductor design but also underscores their potential to democratize access and drive innovation in IC development workflows.
Keywords: VLSI design flow, Serializer, Open-source tools, RTL-to-GDS flow, 7nm technology
[This article belongs to Journal of VLSI Design Tools and Technology (jovdtt)]
Meet B. Sangani1, Pallavi G. Darji. RTL-to-GDS Implementation of a High-Speed On-Chip 32:1 Serializer using Open-Source Tools. Journal of VLSI Design Tools and Technology. 2024; 14(03):1-10.
Meet B. Sangani1, Pallavi G. Darji. RTL-to-GDS Implementation of a High-Speed On-Chip 32:1 Serializer using Open-Source Tools. Journal of VLSI Design Tools and Technology. 2024; 14(03):1-10. Available from: https://journals.stmjournals.com/jovdtt/article=2024/view=176342
References
- Reda, “Overview of the OpenROAD Digital Design Flow from RTL to GDS,” 2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, 2020, pp. 1-1, doi: 10.1109/VLSI-DAT49148.2020.9196319.
- Jaiswal, N., & Gamad, R. Design of a New Serializer and Deserializer Architecture for On-Chip SerDes Transceivers. Circuits and Systems. March 2015; 6(3) 81-92. http://dx.doi.org/10.4236/cs.2015.63009
- The Open Road Project. Home. (2024). [Online]. Available from https://theopenroadproject.org. Accessed 13/03/2024.
- Safwat, E. E. -D. Hussein, M. Ghoneima and Y. Ismail, “A 12Gbps all digital low power SerDes transceiver for on-chip networking,” 2011 IEEE International Symposium of Circuits and Systems (ISCAS), Rio de Janeiro, Brazil, 2011, pp. 1419-1422, doi: 10.1109/ISCAS.2011.5937839.
- (2024) What is SerDes (serializer/deserializer)? | Definition from TechTarget. [Online]. Available from https://www.techtarget.com/searchstorage/definition/SerDes. Accessed 13-03-2024.
- Sharad, V. S. R. P and P. Mandal, “A New Double Data Rate(DDR) Dual-Mode Duobinary Transmitter Architecture,” 2011 24th Internatioal Conference on VLSI Design, Chennai, India, 2011, pp. 12-17, doi: 10.1109/VLSID.2011.52.
- The-OpenROAD-Project. (2024) Open ROAD’s scripts implementing an RTL-to-GDS Flow. [Online]. Available from https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts. Accessed 13-03-2024.
- ASU Engineering. Predictive PDK (ASAP). ASAP. [Online]. Available from https://asap.asu.edu/. Accessed 13-03-2024.
- Taraate, V. (2021). Design Constraints and SDC Commands. ASIC Design and Synthesis. Springer, Singapore, pp 139-151.
- Golshan, K. (2020). Clock Tree Synthesis. In: The Art of Timing Closure. Springer, Cham. https://doi.org/10.1007/978-3-030-49636-4_6
| Volume | 14 |
| Issue | 03 |
| Received | 18/09/2024 |
| Accepted | 23/09/2024 |
| Published | 30/09/2024 |
